Powerp Sveto 2 Eng

Experiences - know how resume

10 November 2008

1Svetozar Jovanovic

On June 1991 I’ve got five years degree in Electronic/electrical Engineering, achieved at the University Politecnico di Milano with thesis about fault tolerant multiprocessor system, based on Motorola 68000 processors.Was a system running on a real time multitasking operating system kernel, custom written.

The purpose was a digital protection relay, secure system for high voltage 50KV power transmission line protection against short circuits.

Won prize " ERCOLE BOTTANI " on 1990 , assigned to a best specializing branch student, for the last three years studies Foreign LanguagesEnglish: fluent Italian: fluentFrench: basicSerbian-Croatian : middle

2Svetozar Jovanovic

• 1991- 1998 Employing start-up and competences improvement:HW-SW Developer – first experiences about coordination - integration of external suppliers, working in a small-medium companies

• 1998 - 2003 Met and employed by Altran-CEC :Started as a Consultant in Italy, then continued in international context as Senior Consultant in Electronics in Belgium and Netherlands - between 1999 and 2003, approaching bigger and structured companies, learning new competences in research and development

• 2003-2006 Continued collaboration with Altran-CEC :System integrator and Architect as Senior Consultant in Electronics, improving skills also using learned competences achieved in the international context , developing projects oriented activities

• 2006-2008 Started as a freelance experienced consultant :System integrator and Architect in Electronics, managing and building a suppliers “NET” in order to coordinate it ,to provide at final customer a “handover” complete products

3Svetozar Jovanovic

• Project management / planning, team set-up, project launching, subcontractors management

• Feasibility study and resource requirements specification

• Product concept, HW, SW, FW and system level requirements synthesis, development , functional prototyping, cost analysis

• C and Assembly programming, UML knowledge

• VHDL design, FPGA and PLD, simulation and synthesis

• IP integration, SoC on programmable devices

• Analog and digital signal conditioning, filtering and elaboration , design

• Image processing

• Communication systems knowledge and experience

• Project design care (EMC, signal integrity, reliability, testing, documentation)4Svetozar Jovanovic

CASRAM RAIL / ITALIANA ( CARONNO PERTUSELLA – VA) SINCE March 2007 until now Architect-System Designer in the technology innovation program for railways company Objectives in the innovation programIntroduction:Casram is a Switzerland medium railways company, which has also a Italian branch. The Italian branch has been set as innovation “pilot”, the aim of management was to increment the “technological” weight on the market with a set of new products. This in order to help the company penetration in railways market.The innovation was arranged as follows:

• “Revamping” of some old and technology obsolete parts of electronic boards• Concept and realisation of an innovative modular manoeuvre bench for the traction vehicles• Concept and realisation of an digital speedmeter as the equipment of traction vehicles

5Svetozar Jovanovic

Details:The “Revamping” of obsolete boards was based on a HW porting to a current technologies. Has been used an architecture based on DSP-FPGA “tandem” which has several advantages, some of them are:• Powerful and “cheap” (today) FW/SW platform • Integration of all discrete logic devices in a FPGA, included custom timers, monostables, glue logic, extra SRAM, dual port RAM• Capability of mutual-watchdog mechanism between FPGA and DSP, which gives high reliability, because the FPGA is continuously controlling if the other is alive or in crash, in the case of crash the FPGA resets the DSP autonomously, keeping the vital outputs alive until DSP restart to do it.

The same approach was used for the speedmeter (candidate to be a SIL2 class).For the modular maneuver bench, one of the innovative aspects is that all the “control points” has its own electronic module, with its I/O to the destinations, and all the single modules are interfaced to each other trough redundant CAN B bus. This is simplifying enormously the cabling which stands in the traction vehicle harness.

Another aspect is that all the modules itself are doubled, and during the operations each one is controlling the vitality of the his twin. Both are driving and acquiring the I/O, so in the case of the failure of one, his twin still keep the job alive.

CASRAM ITALIANA / RAIL

6Svetozar Jovanovic


Here follows the image of digital speedmater:

7Svetozar Jovanovic


Here follows the image of maneuovre integrated bench:

8Svetozar Jovanovic

PHILIPS SOUND & VISION (Belgium) in ITCL division (International technology centre of Leuven, February 1999 until October 2000)HW Senior Consultant-Architect in consumer electronics for a SSA (Solid state Audio) project Role, objectives, summary:SSA MP3 Architecture build-up, market inspection for a system components.Design of developing/debug/test system platform for a SSA ASIC, based on Arm 720 RISC CPU, and fixed point DSP (for confidentiality reasons the name is unknown), integrated together on AMBA bus structure.

Power consumption (hall effect sensors on PCB traces current) evaluation, benchmarking of different algorithms .

Project responsible for developing and debug/test branch, in team with Philips Semiconductors.

Plan and organise and specs for integration activity in team Subcontractors co-ordination.

9Svetozar Jovanovic

Project Environment Final objectives achieved through regular Team meetings, conference calls with Philips Semiconductors, missions in place, in order to keep in track plan objectives and real status of Project advancement.Finalising board modular platform for operating application FW (Arm 720 and DSP) demo about decoding MP3/AAC sound using as core interface a FPGA within a complete IC/ASIC emulation AMBA BUS, so AHB, APB, ASB. This before tape-out of IC/ ASIC. PLD/FPGA logic specs.Summary:• Analogic design for audio signal treatment • Filters synthesis: • Antialias on ADC inputs • Butterworth filters for output signal conditioning (pass-band ripple close to zero)• C, C++, Assembly code developing Arm environment• Altera tools for VHDL• ViewLogic tools for Schematic entry and layout• VHDL design for ASIC Arm and AMBA blocks / wrappers emulation• Integration of VHDL libraries for standard blocks (UART, USB etc.)

PHILIPS SOUND & VISION

10Svetozar Jovanovic

LFBGA208Socket

POWERJTAG/TCB

USB

PPIIIC

CD Block

AD/DA/RCGPIO UART IIS/SPDIF

LCD

MCI

SM

Tuner

RD24KFLASH

SDRAM SRAM

Hardware Interface Optional HardwareInterface

Optional Plug InModule

REAL24 SAA7750

1V8

2V5

8V

5V

3V3

Block Schematics SSABlock Schematics SSA

PHILIPS SOUND & VISION

Here follows the Solid state audio block diagram


MAGNETI MARELLI (ITA, 1998- 1999) AUTOMOTIVEHW/System Senior Consultant in automotive for multifunctional car INFOCENTER, Lybra project: Role summary, objectivesDevelopment and design Graphic/control board 32 bit MIPS RISC processor based, for colour TFT 320 x 240 display imaging/messaging (up to 16 bit colour resolution), and interfaced with other car system components like navigation system, radio and car serial control link. Thermal evaluations, mixed switching/linear power supply architecture, improving power consumption. Electronic component selection and validation, and related problems (multiple sourcing, and replacing, cost, component life and availability)Preventive PCB layout architecture evaluation, and placement synthesis to obtain robust HW base from EMC and functional feasibility point of view, agreeing to mechanical/dimensional constraints. Final HW architecture synthesis, accordingly to functional requirements and peripheral system constraint, and also with ”open” architecture, to minimise future revising impact. HW/FW prototype start-up and low level FW/HW debug Project Environment summaryCadence tools for schematic entry and PCB layout, thermal simulationCompatibility to automotive thermal, electric norms, EMC and testing.


MAGNETI MARELLI

Car infocenter for LYBRA image:


SOME OTHER CONSULTANCY EXPERIENCES:

ALSTOM RAILWAYS ( SESTO S.GIOVANNI - MILAN April 2005 – January 2007 )Architect-Designer in the embedded ETHERNET rack module for the interface with external world

C.S.I.I ( MONZA) BANK SECURITY COMPANY ( December 2004 – March 2005)Architect and Senior Developer TCP/IP ETHERNET – 485 /232 bridge, integrated with a security Bank alarm system, to create a link between each agency and centralized watch place

MARCONI – SELENIA, NAVY DEFENSE SYSTEM (GENOVA May 2003 – June 2004)Senior designer in the RX part of flying object, remote controlled over a unidirectional high frequency link with a TX control console on ship board (200 Km) operating range


CONTACT INFORMATIONS:

E-mail : [email protected] , [email protected]: 0039 338 239 49 93Web-site: www.wireless-power.it


mailto:[email protected]

Powerp Sveto 2 Eng

Career

Transcript of Powerp Sveto 2 Eng