COA PPT.pptx

download COA PPT.pptx

of 22

  • date post

    02-Jun-2018
  • Category

    Documents

  • view

    227
  • download

    0

Embed Size (px)

Transcript of COA PPT.pptx

  • 8/10/2019 COA PPT.pptx

    1/22

  • 8/10/2019 COA PPT.pptx

    2/22

  • 8/10/2019 COA PPT.pptx

    3/22

    Introduction to Celeron

    Celeronis a brand name given by Intel Corp to a number ofdifferent IA-32 and x86-64 computer microprocessor modelstargeted at budget personal computers.

    Introduced in April 1998,the first Celeron branded CPUwas based on the Pentium II branded core. SubsequentCeleron branded CPUs were based on the Pentium III,Pentium 4, Pentium M, and Intel Core brandedprocessors.

    It is Equipped with MMX and the newer versions with SSE.

  • 8/10/2019 COA PPT.pptx

    4/22

  • 8/10/2019 COA PPT.pptx

    5/22

    FEATURES

    Based on P6 Micro-architecture

    10-stage pipeline

    x86 decoder (CISC to RISC)

    36-bit address space

    64GB addressable memory

    Single instruction multiple data (SIMD) technique.

    MMX technology registers

  • 8/10/2019 COA PPT.pptx

    6/22

    Original Celeron

    Slower than other chips of the time

    No L2 cache Lacked casing

    Easily overclocked

    Inexpensive

    Later Celerons

    Moved to Socket370

    Based on Mendocino coreSSE instruction set

    Half the L2 cache as the PIII

  • 8/10/2019 COA PPT.pptx

    7/22

  • 8/10/2019 COA PPT.pptx

    8/22

  • 8/10/2019 COA PPT.pptx

    9/22

    INTEL CORE i3

    The Core i3 is a type of multi core processor.

    The intel core i3 is multi core processor unveiled by intel in2006.

    Types of INTEL CORE i3:1. Westmere

    2. Sandy-Bridge

    3. Ivy-Bridge

    4. Haswell

  • 8/10/2019 COA PPT.pptx

    10/22

    SPECIFICATIONS

  • 8/10/2019 COA PPT.pptx

    11/22

    FEATURES

    These processors are categorized by number of core, cache size and

    socket. Each combination of these has a unique code name and product

    code.

    The architecture provides more efficient decoding stages, executionunits, caches, and buses, reducing the power consumption and

    increasing their processing capacity.

    It has high speed performance structure.

    Hyper threading technology also enables user to enjoy high speedand better performance.

  • 8/10/2019 COA PPT.pptx

    12/22

  • 8/10/2019 COA PPT.pptx

    13/22

    CELERON VS i3

    CELERON

    Pipelining:8-10 stages

    Clock rate:2-2.5GHz

    Slower Execution

    Less expensive

    Hyper threading is not used

    Less cache

    I3

    Pipelining:14-19 stages

    Clock rate:3 -3.06GHz

    Faster Execution

    Expensive

    Hyper threading is used

    More cache

  • 8/10/2019 COA PPT.pptx

    14/22

    Celeron 847 Vs Core i3-3217U

    The Code name of Celeron N2830 and core i3 is sandybridge and Ivy Bridge respectively.

  • 8/10/2019 COA PPT.pptx

    15/22

  • 8/10/2019 COA PPT.pptx

    16/22

    Advantages of Intel i3 processor

    Comparing to celeron processors, the performance of Celeronprocessor is higher.

    i3 processors have high cache memory which helps in efficientdata access.

    These have high clock speed compared to Celeron processors.

    High-end processor features are available (hyper threading andmultitaskingcapability)

    Even though, Celeron is a low budget and poor performing

    CPU, it is ideal for those cant afford to buy high-end

    computer.

  • 8/10/2019 COA PPT.pptx

    17/22

    Industrial Visit Report

  • 8/10/2019 COA PPT.pptx

    18/22

  • 8/10/2019 COA PPT.pptx

    19/22

    INDUSTRY VISIT

    The aim behind the industrial visit was to understand andanalyze the PipeLining Technique.

    Let us compare the manufacturing Unit of the Factory andPipelining Technique.

  • 8/10/2019 COA PPT.pptx

    20/22

    Instruction fetch

    The processor is capable of parallel processing .The bottles arecollected and aligned at a particular place . The pulp iscollected from a particular source . these both process happenssimultaneously and in parallel manner exactly as the processorprocesses parallel instructions.

    The bottles are washed with a series of chemicals and pulpis smashed properly for preparation of syrup.

    The processor removes all the bugs present in theinstruction similar to the process in which the chemicalsremoves the impurities.

    Decoding

  • 8/10/2019 COA PPT.pptx

    21/22

    Execution

    The syrup travels through the pipelines and is filled into thebottles.

    The processor unites all the instruction present in the buswhich are debugged and executes it as per the instructionprovided by the user, the syrup is sprinkled into the bottlesand the bottles are placed on the conveyer belt.

    Write back The bottles are checked for any defects as per the company

    requirements . If the defects are found , they are put backon the conveyer belt for reconsideration .The processordoes the reconsideration as per the instruction is executed .The processor supervises the program and does the writeback so that the program is executed perfectly.

  • 8/10/2019 COA PPT.pptx

    22/22

    THANK YOU