RH850/X2X User's Manual Main Board

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (https://www.renesas.com)

Y-RH850-X2X-MB-T1-V1

RH850/X2X Main Board User's Manual

www.renesas.comwww.renesas.comwww.renesas.com Rev.1.02 August 2021

User's

Man

ua

l

32

RH850 Evaluation Platform

The newest version of this document can be obtained from the following web location: Y-RH850-X2X-MB-T1-V1 Documents

https://www.renesas.com/

http://www.renesas.eu/updates?oc=Y-RH850-X2X-MB-T1-V1#documentInfo

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas.

For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as

well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

− The input pins of CMOS products are generally in the high-impedance state. In operation with an

unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an

associated shoot-through current flows internally, and malfunctions occur due to the false recognition of

the pin state as an input signal become possible. Unused pins should be handled as described under

Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

− The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are

undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not

guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are

not guaranteed from the moment when power is supplied until the power reaches the level at which

resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

− The reserved addresses are provided for the possible future expansion of functions. Do not access these

addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When

switching the clock signal during program execution, wait until the target clock signal has stabilized.

− When the clock signal is generated with an external resonator (or from an external oscillator) during a

reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover,

when switching to a clock signal produced with an external resonator (or by an external oscillator) while

program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the

change will not lead to problems.

− The characteristics of Microprocessing unit or Microcontroller unit products in the same group but

having a different part number may differ in terms of the internal memory capacity, layout pattern, and

other factors, which can affect the ranges of electrical characteristics, such as characteristic values,

operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a

different part number, implement a system-evaluation test for the given product.

RH850/X2X Main Board

RENESAS MCU

R20UT4459ED0102 Rev.1.02 of 76 August 04, 2021

R20UT4459ED0102

Rev.1.02

August 04, 2021

Table of Contents

1. Overview ..................................................................................................................... 7

1.1 Package Components ........................................................................................................................... 7

1.2 Applicable Piggyback Boards ................................................................................................................ 8

1.3 Main Features ....................................................................................................................................... 8

1.4 Extension Boards .................................................................................................................................. 8

1.5 Main Board Views ................................................................................................................................. 9

2. Jumpers, Switches, Connectors and LEDs ............................................................... 10

2.1 Jumpers Overview ............................................................................................................................... 11

2.2 Switches Overview .............................................................................................................................. 15

2.3 Connectors Overview .......................................................................................................................... 17

2.4 LEDs Overview .................................................................................................................................... 20

3. Power Supply ............................................................................................................ 21

3.1 Circuit Diagram .................................................................................................................................... 21

3.2 Board Power Connection .................................................................................................................... 22

3.3 Board Power Switch ............................................................................................................................ 22

3.4 VDDIOF Selection ............................................................................................................................... 22

3.5 Reverse Voltage Connection Protection ............................................................................................. 22

3.6 Voltage Level LEDs ............................................................................................................................. 22

4. Peripheral Circuits ..................................................................................................... 23

4.1 Piggyback Board ................................................................................................................................. 23

4.1.1 Piggyback Board Connectors ....................................................................................................... 23

4.2 LIN Interfaces ...................................................................................................................................... 29

4.2.1 Circuit Diagram............................................................................................................................. 29

4.2.2 Connector Sharing ....................................................................................................................... 29

4.2.3 Power Supply Selection ............................................................................................................... 30

4.2.4 LIN Signals Piggyback Board Connection ................................................................................... 31

4.2.5 LIN Bus Loopback ........................................................................................................................ 31

4.2.6 LIN Interface Connectors ............................................................................................................. 31

4.3 CAN Interfaces .................................................................................................................................... 33

4.3.1 Circuit Diagram............................................................................................................................. 33

4.3.2 Power Supply ............................................................................................................................... 34

4.3.3 CAN Bus Termination .................................................................................................................. 34

4.3.4 CAN Bus Loopback ...................................................................................................................... 34

RH850/X2X Main Board 1. Overview


4.3.5 CANn STB Control ....................................................................................................................... 35

4.3.6 CAN Interface Connectors ........................................................................................................... 35

4.4 FlexRay Interfaces .............................................................................................................................. 36

4.4.1 Circuit Diagram............................................................................................................................. 36

4.4.2 Signal Connections ...................................................................................................................... 36

4.4.3 Power Supply ............................................................................................................................... 36

4.4.4 Control Signals ............................................................................................................................. 37

4.4.5 FlexRay Connectors ..................................................................................................................... 38

4.5 Ethernet Modules ................................................................................................................................ 39

4.5.1 Circuit Diagram............................................................................................................................. 39

4.5.2 Use of Ethernet Boards with Main Board ..................................................................................... 39

4.5.3 Ethernet Connectors .................................................................................................................... 41

4.6 SENT (Single Edge Nibble Transmission) Interfaces ......................................................................... 43

4.6.1 Circuit Diagram............................................................................................................................. 43

4.6.2 SENT Interface Connectors ......................................................................................................... 44

4.7 PSI5/PSI5S Interfaces ......................................................................................................................... 45

4.7.1 Circuit Diagram............................................................................................................................. 45

4.7.2 PSI5/PSI5S Interface Connector.................................................................................................. 45

4.8 UART Interfaces .................................................................................................................................. 46

4.8.1 Circuit Diagram............................................................................................................................. 46

4.8.2 UART Connector .......................................................................................................................... 47

4.9 eMMC/SFMA Module .......................................................................................................................... 48

4.9.1 eMMC/SFMA Interface Connector ............................................................................................... 48

4.9.2 Extension Board Details ............................................................................................................... 48

4.10 Touch Display ...................................................................................................................................... 50

4.10.1 Circuit Diagram............................................................................................................................. 50

4.10.2 Enable Touch Display .................................................................................................................. 50

4.10.3 Usage Information ........................................................................................................................ 50

4.10.4 Touch Display Connectors ........................................................................................................... 52

4.11 RGB Illuminated Rotary Encoder ........................................................................................................ 53

4.11.1 Circuit Diagram............................................................................................................................. 53

4.12 LED CSI Driver for LED Ring Indicator ............................................................................................... 54

4.12.1 Circuit Diagram............................................................................................................................. 54

4.13 Interrupt Push Buttons ......................................................................................................................... 55

4.13.1 Circuit Diagram............................................................................................................................. 55

4.14 A/D Measurements .............................................................................................................................. 56

4.14.1 Circuit Diagram............................................................................................................................. 56

4.14.2 Connector ..................................................................................................................................... 56

4.15 Signal LEDs ......................................................................................................................................... 57

4.15.1 Circuit Diagram............................................................................................................................. 57



5. Precautions ............................................................................................................... 58

5.1 Debugging and Flash Programming Signals ....................................................................................... 58

5.2 Differences between Mass Production and Prototype Version of the Main Board ............................. 58

6. Mechanical Dimensions............................................................................................. 59

7. Schematics ................................................................................................................ 60

7.1 Page 1 ................................................................................................................................................. 61

7.2 Page 2 ................................................................................................................................................. 62

7.3 Page 3 ................................................................................................................................................. 63

7.4 Page 4 ................................................................................................................................................. 64

7.5 Page 5 ................................................................................................................................................. 65

7.6 Page 6 ................................................................................................................................................. 66

7.7 Page 7 ................................................................................................................................................. 67

7.8 Page 8 ................................................................................................................................................. 68

7.9 Page 9 ................................................................................................................................................. 69

7.10 Page 10 ............................................................................................................................................... 70

7.11 Page 11 ............................................................................................................................................... 71

7.12 Page 12 ............................................................................................................................................... 72



1. Overview

The RH850/X2X Main Board serves as a simple and easy to use platform for evaluating the features and performance

of Renesas Electronics’ 32-bit RH850/X2X Main Board microcontrollers. This main board must be used in conjunction

with a piggyback board (e.g. Y-RH850-U2A-516PIN-PB-T1-V1), that carries the target RH850/X2X Main Board

microcontroller.

Notes

1. At the time of release of this manual exist 2 revisions of RH850/X2X Main Board. These revisions are marked by different revision numbers printed on the main board.

- Prototype board: D017347_06_V01 - Mass production board: D017347_06_V02

This manual describes the mass production board. Differences are explained in 5.2 Differences between Mass Production and Prototype Version of the Main Board.

2. The document describes the functionality of the main board and guides the user through its operation.

For details regarding the operation of the microcontroller, please refer to the device's Hardware User’s Manual.

3. In this document low active signals are marked by an appended ‘Z’ to the pin or signal name. E.g. the reset pin is named RESETZ.

4. In this document following abbreviations are used:

− H level, L level: high or low signal level of a digital signal, the absolute voltage value depends on the signal

1.1 Package Components

The Y-RH850-X2X-MB-T1-V1 product package consists of the following items. After you have unpacked the box,

check if your Y-RH850-X2X-MB-T1-V1 package contains all of these items. Table 1.1 Package Components for the Y-

RH850-X2X-MB-T1-V1 shows all components in the Y-RH850-X2X-MB-T1-V1 package.

Table 1.1 Package Components for the Y-RH850-X2X-MB-T1-V1

Item Description Quantity

D016347#01T RH850/X2X main board 1

D017073 Documentation CD 1

236-000016-05

Power supply unit, 12V/2A 1

incl. international AC plugs 4

228-000045-01 USB Cable, Type A to Micro B 1

228-000058-01 Red connection cables 8

228-000059-01 Black connection cables 8

230-000109-01 Parallel Cable [1x D-SUB connector

9-pin - 1x DIL connector 10-pin]

8

230-000110-01 Sub-D male to male gender changer,

9-pin

8

230-000003-01 Jumpers (2-way, 0.1”) 280

Note

Please keep the Y-RH850-X2X-MB-T1-V1 packaging at hand for later reuse in sending the product for repair or for other purposes. Always use the original packaging when transporting the Y-RH850-X2X-MB-T1-V1. If packing of your product is not complete, it may be damaged during transportation.



1.2 Applicable Piggyback Boards

For a list of applicable piggyback boards please refer to the "Related products" list via the following link:

Y-RH850-X2X-MB-T1-V1 MainBoard

1.3 Main Features

• User interaction through switches, buttons and LEDs

• 24 LIN interfaces

• 16 CAN interfaces (ready for CAN-FD)

• 2 UART interfaces

• 2 SENT interfaces

• 2 FlexRay interfaces

• 1 PSI5 sensor interface

• 2 connectors for Ethernet modules

• 1 connector for eMMC module

• High density piggyback board connectors

• Display interface

• Single 12V board power supply with onboard voltage regulators

• Operating temperature from 0°C to +40°C

1.4 Extension Boards

Renesas offers some extension boards for this main board to provide additional functionality.

Table 1.2 Extension board overview

Order Code Description

Y-RH850-EMMC-SFMA-EXT-BRD eMMC/SFMA extension board

Y-RH850-SENT-EXT-BRD-V2 SENT extension board with IDT ZSSC416x

sensor device

Y-RH850-TFT-EXT-BRD TFT display / 2.8” TFT touch shield with

capacitive touch

http://www.renesas.eu/update?oc=Y-RH850-X2X-MB-T1-V1#documentInfo



1.5 Main Board Views

Following figures provide the top and bottom view of the main board.

Figure 1.2 Main board bottom view

Figure 1.1 Main board top view

RH850/X2X Main Board 2. Jumpers, S


2. Jumpers, Switches, Connectors and LEDs

This section provides complete lists of all jumpers, connectors and LEDs.

Figure 2.1 Placement of jumpers, switches, connectors and LEDs



2.1 Jumpers Overview

The following table provides an overview of all jumpers.

Table 2.1 Jumpers overview (cont'd)

Jumper Function Remark

JP1 LIN1 piggyback board signal connections refer to 4.2 LIN Interfaces

JP2 LIN0 piggyback board signal connections



JP5 CAN0 connector pin 3 control refer to 4.3 CAN Interfaces

JP6 CAN1 connector pin 3 control



JP9 Connector CN14 function (UART0/LIN0) selection refer to 4.2 LIN Interfaces

JP10 UART0 piggyback board signal connections refer to 4.8 UART Interfaces

JP11 SENT0 piggyback board signal connections refer to 4.6 SENT (Single Edge Nibble Transmission) Interfaces

JP12 SENT1 piggyback board signal connections

JP13 UART1 power supply refer to 4.8 UART Interfaces

JP14 UART0 power supply


JP16 SENT0 power supply refer to 4.6 SENT (Single Edge Nibble Transmission) Interfaces




























JP40 SENT1 power supply refer to 4.6 SENT (Single Edge Nibble Transmission) Interfaces









JP57 CAN1 STB of CAN PHY refer to 4.3 CAN Interfaces

JP58 CAN0 STB of CAN PHY



JP61 CAN1 VIO of CAN PHY



JP64 CAN1 PHY power supply





















JP83 CAN9 STB of CAN PHY refer to 4.3 CAN Interfaces
























JP110 FLEX0 power supply refer to 4.4 FlexRay Interfaces

JP113 FLEX1 power supply

JP114 FLEX0 PHY BGE control

JP117 FLEX1 PHY BGE control

JP119 Touch-Display power supply V_DISP_5V0

• JP119[2-1]: V_DISP_5V0 = VCC5V0

• JP119[OPEN]: V_DISP_5V0 not connected

refer to 4.10 Touch Display

JP120 Touch-Display power supply V_DISP_3V3

• JP120[2-1]: V_DISP_3V3 = VCC3V3

• JP120[OPEN]: V_DISP_3V3 not connected

JP122 NMI and INT0 interrupts inactive VDD_PUSH signal level

• JP122[2-1]: VDD_PUSH = VDDIOF

• JP122[OPEN]: VDD_PUSH = GND

refer to 4.13 Interrupt Push Buttons

JP123 NMI and INT0 signal access refer to 4.13 Interrupt Push Buttons





JP124 A/D measurement VDD_ADC voltage level

• JP124[2-1]: VDD_ADC = VDDIOF

refer to 4.14 A/D Measurements

JP149 FLEX0 PHY power supply refer to 4.4 FlexRay Interfaces

JP150 FLEX0 PHY VBAT supply

JP151 FLEX1 PHY power supply

JP152 FLEX1 PHY VBAT supply

JP154 LED CSI driver power supply refer to 4.12 LED CSI Driver for LED Ring Indicator

JP155 Encoder IC52 power supply refer to 4.11 RGB Illuminated Rotary Encoder

JP156 Encoder signal level

• JP156[2-1]: Signal level = VDDIOF



2.2 Switches Overview

The following table provides an overview of all switches.

Table 2.2 Switches overview (cont'd)

Switch Function Remark

SW1 Board power supply on/off refer to 3.3 Board Power Switch

SW5 Signals for LIN0 and LIN1 refer to 4.2 LIN Interfaces

SW6 Signals for LIN2 and LIN3











SW42 CAN0/CAN1 bus termination refer to 4.3 CAN Interfaces

SW43 Enable signal LED refer to 4.15 Signal LEDs


SW45 CAN0 <-> CAN1 bus connection


SW48 FlexRay channel0/channel 1 signal connection refer to 4.4 FlexRay Interfaces

SW50 FlexRay channel 0 bus termination and bus loop


SW52 NMI push button refer to 4.12 LED CSI Driver for LED Ring Indicator

SW53 INT0 push button




SW59 CAN8/CAN9 bus termination








SW69 FlexRay channel 1 bus termination refer to 4.4 FlexRay Interfaces

SW80 Encoder RGB-LED current measurement refer to 4.11 RGB Illuminated Rotary Encoder

SW81 Encoder RGB-LED PWM output



Table 2.2 Switches overview (cont'd)

SW82 LED-Ring CSI interface refer to 4.12 LED CSI Driver for LED Ring Indicator

SW83 RGB encoder/button signal refer to 4.11 RGB Illuminated Rotary Encoder

SW84 Touch-Display CSI interface refer to 4.10 Touch Display

SW86 Touch-Display I2C interface

SW87 NMI/INT0 interrupt signals refer to 4.12 LED CSI Driver for LED Ring Indicator

SW88 A/D measurements for ADC[0]/ADC[1] enable refer to 4.14 A/D Measurements



2.3 Connectors Overview

The following table provides an overview of all connectors.

Table 2.3 Connectors overview (cont'd)

Connector Function Remark

CN1 Piggyback board connectors refer to 4.1 Piggyback Board

CN2

CN3

CN4 (Not assembled) reserved for future use

CN5 +12.0 V external power supply refer to 3.2 Board Power Connection

CN6 USB-connector to FTDI-converter UART1

CN7 GND for external power supply

CN8 Not assembled alternative power switch

CN9 LED6-LED9 refer to 4.15 Signal LEDs

CN10 LIN3 voltage selection refer to 4.2 LIN Interfaces

CN11 LIN0 voltage selection



CN14 LIN0 interface connector

CN15 SENT0 interface connector refer to 4.6 SENT (Single Edge Nibble Transmission) Interfaces

CN16 LIN23 interface connector refer to 4.2 LIN Interfaces
























CN37 LIN16 voltage selection refer to 4.2 LIN Interfaces




CN41 CAN0/1 signal connection refer to 4.3 CAN Interfaces

CN42 CAN2/3 signal connection

CN43 CAN1 interface connector










CN53 FlexRay signal connection refer to 4.4 FlexRay Interfaces

CN54 FlexRay interface connector channel 0

CN55 ETH0 Ethernet PHY (MII) connector refer to 4.5 Ethernet Modules

CN56 ETH1 Ethernet PHY (MII) connector

CN57 Touch-Display connectors refer to 4.10 Touch Display

CN58

CN59

CN60

CN61 FlexRay interface connector channel 1 refer to 4.4 FlexRay Interfaces

CN62 PSI5/PSI5S interface refer to 4.7 PSI5/PSI5S Interfaces

CN63 Voltage levels for A/D measurements on ADC[1:0] refer to 4.14 A/D Measurements






















CN82 CAN0 interface connector refer to 4.3 CAN Interfaces












CN94 USB/UART1 signals refer to 4.8 UART Interfaces

CN95 FlexRay channel 0 setup refer to 4.4 FlexRay Interfaces

CN96 FlexRay channel 1 setup

CN97 On-board voltage connector VDDIOF selection refer to 3.2 Board Power Connection

CN98 eMMC/SFMA interface connector refer to 4.9 eMMC/SFMA Module

CN99 SENT0 bus power or programming power supply refer to 4.6 SENT (Single Edge Nibble Transmission) Interfaces

CN100 SENT1 interface

CN101 SENT1 bus power or programming power supply

CN102 LED CSI interface refer to 4.12 LED CSI Driver for LED Ring Indicator

CN103 Rotary encode position input signals refer to 4.11 RGB Illuminated Rotary Encoder

CN104 RGB PWM input signals



2.4 LEDs Overview

The following table provides an overview of all LEDs.

Table 2.4 LEDs overview

LED Function Color Remark

LED1 3.3 V power supply VCC3V3 blue refer to 3.6 Voltage Level LEDs

LED2 5.0 V power supply VCC5V0

LED3 3.3 V or 5.0 V power supply VDDIOF

LED4 12.0 V external power supply VCC12V0

LED6 Signal LED blue refer to 4.15 Signal LEDs

LED7 Signal LED

LED8 Signal LED

LED9 Signal LED

LED10 USB send/receive data red refer to 4.8 UART Interfaces

LED11

LED12-LED27 Encoder switch ring LEDs blue refer to 4.12 LED CSI Driver for LED Ring Indicator

LED28 1.2 V power supply VCC1V2 blue refer to 3.6 Voltage Level LEDs

RH850/X2X Main Board 3. Power Supp


3. Power Supply

3.1 Circuit Diagram

Figure 3.1 shows the connection of the external power supply and the board protection circuit.

Figure 3.2 shows the voltage regulator circuits that generate the necessary voltage levels.

max uvp 9.5V setmax ovp 15,7V set

5A>

9.5V TO 15VALLOWED DC SUPPLY

5A>

Vth 1.225V

Vth 1.225V

8GA1012-Z

STD POWER LAB SOCKET 4MM BLACK

STD POWER LAB SOCKET 4MM RED

36V

100K

14K

7

100K

8k4

5100K

10n

1S

MA

5928B

T3G

_13V

100

22u

22u

22u

VCC12V0_IN VCC12V0

VCC12V0_FET

VCC_IN NP110N04PUK-E1-AY

MAX16127TC

12.0V

12.0V

KLD-SMT2-0202-A

12.0VNP110N04PUK-E1-AY

12.0V

100n

SW1

CN7

CN5 C1

D1

R5

R6

R4

R8

R7

C2

D2

R9

C3

C4

C5

TP48

TR4

IC1

CN8

TR5

IC1_OUT

IC1_Gate

12

12

7

1

3

10

2

42

1

5

9

3

12

6

11

8

13

4

1

12

3

1

34

2

1

3 4

2

CNTRCNTR

SWITCHOUTER

DLT

D S

G

DLT

DS

G

EXP

IN GA

TE

SR

C

OUT

FLAG#

ICGND

OVSETUVSET

NC

TERM

SHDN#

Figure 3.1 Connection of power supply and board protection circuit

do not fitspare

Max 12A continuous output

Voltage Regulator 3.3V

22u

22u

10K

100K

0 0 0

2.2

u

100K

100n

80K

6

330p

80K

610M

3.3

p 365K

1u

47u 4

7u

47u 4

7u2

2u

VCC12V0VCC3V3_L VCC3V3

ISL85012FRZ12.0V

3.3V 3.3V

C31

C29

R55

R44

R49

R51

R53

C33

R38

C35

R57

C37

R59

R62

C39

R61

L3

C40 C

42

C43 C

45C

27

TP50IC4

1110

8

15

5

1

9

4

2

7

3

14

6

1

VINEN

COMPFB

PVIN PHASE

GND

BOOT

VDD

PG

FREQMODESYNC

DNC[2..1]



do not fitspare

22u

10K

100K

0 0 0

2.2

u

100K

100n

80K

6

330p

147K

10M

100u

100u

100u 330u 330u

147K

1u

22u 2

2u

VCC12V0VCC1V2_L VCC1V212.0V1.2VISL85012FRZ 1.2V

C28

R56

R47

R50

R52

R54

C34

R46

C36

R58

C38

R60

R64

C41

C44

C46

C47 C48

R63

L4

C30 C

32

TP51

IC5

15

5

1

9 8

4

2

7

3

10

14

11

6

1

VINEN

COMPFB

PVIN PHASE

GND

BOOT

VDD

PG

FREQMODESYNC

DNC[2..1]+ +


spare


do not fit

Single 5V / 6A & 5V ca 6A for regulators = 12A

22u

10K

100K

0 0 0

2.2

u

80K

6

330p

49K

910M

47u 4

7u

47u 4

7u

100K

100n

1.5u

3.3

p 365K

22u2

2u

VCC5V0VCC5V0_L12.0V5.0VISL85012FRZ 5.0V

VCC12V0

C10

R23

R14

R17

R19

R21

C12

R25

C16

R28

R31

C20 C

22

C23 C

25

R13

C14

L1

C18

R30

C8C

6

TP49

IC2

15

5

1

9 8

4

2

7

3

10

14

11

6

1

VINEN

COMPFB

PVIN PHASE

GND

BOOT

VDD

PG

FREQMODESYNC

DNC[2..1]

Figure 3.2 Voltage regulator circuit diagram

RH850/X2X Main Board 3. Power Supp


3.2 Board Power Connection

The Board is operated with a single external 12 V power supply via two banana-type plugs:

• CN5: red for typ. +12V (allowed range: 9.5V – 15.0V)

• CN7: black for GND

Alternatively, the board provides a barrel connector for DC power supply (CN8, ).

All other supply voltages for the main and the piggyback board are generated on the main board by voltage regulators.

All on-board generated voltages are connected to the pin header CN97 for measurement purposes.

Table 3.1 Supply voltages pin header CN97

Pin Voltage Pin Voltage

1 VCC1V2 2 VDDIOF

3 VCC3V3 4

5 VCC5V0 6

Note

Within this document all voltage values are considered as ‘typical’.

Please refer to the 'Electrical Characteristics' section of the Hardware User's Manual for allowed voltage ranges.

3.3 Board Power Switch

The entire board power supply can be switched on or off via the switch SW1.

3.4 VDDIOF Selection

The VDDIOF voltage is used as the input/output voltage from the piggyback board via the connectors CN1 to CN3.

The correct VDDIOF voltage level is determined by the piggyback board. The piggyback board delivers VDDIOF to

the main board.

Typical levels for VDDIOF are 3.3 V or 5 V.

3.5 Reverse Voltage Connection Protection

The Board is protected against reverse connection of the external power supply via CN5, CN7 or CN8.

3.6 Voltage Level LEDs

The following blue LEDs indicate the presence of various voltages on the main board:

• LED1 for 3.3 V power rail VCC3V3


• LED3 for 3.3 V or 5.0 V power rail VDDIOF

• LED4 for 12.0 V external power supply VCC12V0


RH850/X2X Main Board 4. Peripheral


4. Peripheral Circuits

The main board includes circuits for output from the processor peripheral modules (e.g. CAN, LIN, FlexRay, Ethernet)

or interfaces to external modules (e.g. touch screen, eMMC). All circuits can be controlled by the processor on the

piggyback board via connectors CN1-CN3.

4.1 Piggyback Board

The main board has 3 connectors CN1-CN3 for connecting piggyback boards with different microcontrollers to this

main board.

Regarding the function on the piggyback board, please refer to the User's Manual of the selected piggyback board.

Please refer to 1.2 Applicable Piggyback Boards for a list of supported boards.

4.1.1 Piggyback Board Connectors

The signals of each connector are summarized in the following tables.

Table 4.1 Piggyback Board Connector CN1 pin assignment

Pin Main board function Pin Main board function

1 VCC5V0 2 VCC5V0

3 VCC5V0 4 VCC5V0

5 RESET 6 NMI

7 WAKE 8 ‒

9 INT0 10 INT1

11 INT2 12 INT3

13 ‒ 14 ‒

15 UART0TX 16 UART1TX

17 UART0RX 18 UART1RX

19 LIN0TX 20 LIN1TX

21 LIN0RX 22 LIN1RX

23 IIC0SCL 24 IIC1SCL

25 IIC0SDA 26 IIC1SDA

27 CAN0TX 28 CAN1TX

29 CAN0RX 30 CAN1RX

31 SENT0RX 32 SENT1RX

33 SENT0SPCO 34 SENT1SPCO

35 PSI5SRX0 36 PSI5RX0

37 PSI5STX0 38 PSI5TX0

39 PSI5SCLK0 40 ‒

41 FLX0TX 42 FLX0EN

43 FLX0RX 44 FLXSTPWT

45 FLX1TX 46 FLX1EN

47 FLX1RX 48 FLXCLK

49 ‒ 50 ‒

51 ETH0MDIO 52 ETH0MDC

53 ETH0RXD0 54 EH0TXD0








61 ETH0RXCLK 62 ETH0TXCLK

63 ETH0RXER 64 ETH0TXER

65 ETH0CRSDV 66 ETH0TXEN

67 ETH0RXDV 68 ETH0COL

69 ETH0RESET 70 ETH0LINK

71 ‒ 72 ‒

73 USB0UDMF 74 USB0UDMH

75 USB0UDPF 76 USB0UDPH

77 ‒ 78 ‒

79 ‒ 80 ‒

81 ‒ 82 ‒

83 ‒ 84 ‒

85 DIGIO_0 86 DIGIO_1








101 ‒ 102 ‒

103 MUX0 104 MUX1

105 MUX2 106 ‒

107 ADC0 108 ADC1

109 ADC2 110 ADC3

111 ADC4 112 ADC5

113 ADC6 114 ADC7

115 VDDIOF 116 VDDIOF

117 VCC3V3 118 VCC3V3

119 VCC3V3 120 VCC3V3

121 Common Shield GND 122 Common Shield GND








1 CAN2TX 2 CAN3TX

3 CAN2RX 4 CAN3RX

5 CAN4TX 6 CAN5TX

7 CAN4RX 8 CAN5RX

9 LIN2TX 10 LIN3TX

11 LIN2RX 12 LIN3RX

13 LIN4TX 14 LIN5TX

15 LIN4RX 16 LIN5RX

17 LIN6TX 18 LIN7TX

19 LIN6RX 20 LIN7RX

21 LIN8TX 22 LIN9TX

23 LIN8RX 24 LIN9RX

25 LIN10TX 26 LIN11TX

27 LIN10RX 28 LIN11RX





37 ‒ 38 ‒

39 CAN12TX 40 CAN13TX

41 CAN12RX 42 CAN13RX



47 CAN6TX 48 CAN7TX

49 CAN6RX 50 CAN7RX

51 CAN8TX 52 CAN9TX

53 CAN8RX 54 CAN9RX



59 ‒ 60 ‒









77 ‒ 78 ‒





79 SFMA0CLK 80 SFMA0SSL

81 SFMA0IO0 82 SFMA0IO1

83 SFMA0IO2 84 SFMA0IO3

85 ‒ 86 ‒

87 MMCA0CLK 88 MMCA0CMD

89 MMCA0DAT0 90 MMCA0DAT1




97 ‒ 98 ‒

99 ETH1MDIO 100 ETH1MDC

101 ETH1RXD0 102 ETH1TXD0




109 ETH1RXCLK 110 ETH1TXCLK

111 ETH1RXER 112 ETH1TXER

113 ETH1CRSDV 114 ETH1TXEN

115 ETH1RXDV 116 ETH1COL

117 ETH1RESET 118 ETH1LINK

119 ‒ 120 ‒









1 CSI0CS0 2 CSI0CLK

3 CSI0CS1 4 CSI0SI

5 CSI0CS2 6 CSI0SO

7 CSI0CS3 8 ‒

9 ‒ 10 CSI1CS1

11 ‒ 12 ‒

13 PSI5SRX1 14 PSI5RX1

15 PSI5STX1 16 PSI5TX1

17 PSI5SCLK1 18 ‒

19 ‒ 20 ‒

21 CSI1CS2 22 CSI1CS3

23 ‒ 24 CSI1CS0

25 ‒ 26 DIGIO_24

27 ‒ 28 CSI1SO

29 CSI1SCLK 30 CSI1SI

31 ‒ 32 ‒

33 ‒ 34 ‒

35 ‒ 36 ‒

37 ‒ 38 ‒

39 ‒ 40 ‒

41 ‒ 42 ‒

43 ‒ 44 ‒

45 ‒ 46 ‒

47 ‒ 48 ‒

49 ‒ 50 ‒

51 ‒ 52 ‒

53 ‒ 54 ‒

55 AD1_0 56 AD1_1

57 AD1_2 58 AD1_3

59 AD1_4 60 AD1_5

61 AD1_6 62 AD1_7

63 PWM0 64 PWM1

65 PWM2 66 PWM3

67 PWM4 68 PWM5

69 PWM6 70 PWM7









79 ENC0 80 ENC1

81 ‒ 82 ‒

83 ‒ 84 ‒

85 ‒ 86 ‒

87 ‒ 88 ‒

89 ‒ 90 ‒

91 ‒ 92 ‒

93 ‒ 94 ‒

95 ‒ 96 ‒

97 ‒ 98 ‒

99 ‒ 100 ETH0_SO_P

101 ‒ 102 ETH0_SO_N

103 ‒ 104 ‒

105 ‒ 106 ETH0_SI_P

107 ‒ 108 ETH0_SI_N

109 ‒ 110 ‒

111 ‒ 112 ETH1_SO_P

113 ‒ 114 ETH1_SO_N

115 ‒ 116 ‒

117 ‒ 118 ETH1_SI_P

119 ‒ 120 ETH1_SI_N







4.2 LIN Interfaces

The main board provides 24 LIN interfaces using NXP TJA1021 LIN transceiver.

Power supply for each channel can be controlled separately via DIP switches.

4.2.1 Circuit Diagram

Below circuit diagram shows the circuitry for LIN0 and LIN1. The other LIN interfaces use a similar circuit.

4.2.2 Connector Sharing

The connector CN14 can be used as LIN0 or UART0 interface:

• JP9[2-1]:CN14 is used UART0 connector

• JP9[2-3]:CN14 is used LIN0 connector

LIN0

UART0

LIN*0*

LIN*1*

header 4way

header 4way

header 10way shrouded

header 8way

NDS331NTR

NDS331NTR

header 8way

0

DO NOT FIT

0

DO NOT FIT

SMD-TESTPOIN T

SMD-TESTPOIN T

1n

100n

1K

01N4148W-V

100n

1K

0

1N4148W-V

1n

TJA1021T

TJA1021T


VDDIOF_LIN_0

VDDIOF

VDDIOF VCC12V0

VDDIOF_LIN_1

VBAT_LIN_1

VBAT_LIN_0

VCC12V012.0V3.3V/OR 5V

10K

3.3V/OR 5V 12.0V

10K

10K

10K

10K

10K

DIP

-SW

ITC

H-3

PO

L-S

MD

JP1

JP2

CN14

CN13

TR11

TR12

CN11

R77

R81

TP1

TP2

C53

C49

R83

D3

C50

R84

D4

C55

IC6

IC7

JP9

CN20

SW

5

R74

R66

R70

R73

R65

R69

2B9<

12B3<

12B1<12B1>

2B9>

12B3>

LIN0_BAT

R1IN

LIN1RX LIN1_RXLIN1_TX

LIN0RXLIN0TX LIN0_TX

LIN0_RX

NC

NCNC

NC

NC

T1OUT

LIN1

NC

NC

NCNC

LIN1_BAT

LIN1TX

LIN0

41 23

1 23 4

1

10

8

234567

9

1 23 45 67 8

3

1

23

1

2

213 45 67 8

1

1

57

8

623

1 4

57

8

623

1 4

123

6

10987

54321

6 5 4321

87654321

7

9

43

5

8

6

1

10

2

7

9

43

5

8

6

1

10

2

GNDBATLIN

INH

TXD

NWAKENSLPRXD

D

S

G

GNDBATLIN

INH

TXD

NWAKENSLPRXD

D

S

G

87654321

4321IN

OUT

4321IN

OUT

321

OUT

IN

Figure 4.1 LIN interface circuit diagram



4.2.3 Power Supply Selection

Power supply for each LIN channel is controlled by DIP switches.

Table 4.4 Power supply switches for LIN channels

Switch LIN interface Switch LIN interface Switch LIN interface

SW5[1] LIN1 SW20[1] LIN9 SW32[1] LIN17








With the voltage selection pin headers CNm the following functions can be controlled for each LINn circuit:

Table 4.5 LINn circuit voltage selection pin headers CNm


1 VCC12V0 2 VBAT_LIN_n

3 Connect global VDDIOF to VDDIOF_LIN_n 4 VDDIOF_LIN_n

5 Set LINn transceiver NWAKE to GND 6

7 Set LINn transceiver NSLP to VDDIOF_LIN_n 8

Table 4.6 LINn and voltage selection pin headers CNm correspondence

LINn CNm LINn CNm LINn CNm LINn CNm

LIN0 CN11 LIN6 CN24 LIN12 CN32 LIN18 CN39








4.2.4 LIN Signals Piggyback Board Connection

The LIN signals from the microcontroller on the piggyback board can be connected to the LIN circuitry on the main

board using the following jumpers:

Table 4.7 LIN signals connection jumpers

LINn JP LINn JP LINn JP LINn JP

LIN0 JP2 LIN6 JP20 LIN12 JP34 LIN18 JP44






4.2.5 LIN Bus Loopback

The LIN DIP switches have one switch for every 2 LIN channels which allow the connection of these LIN interfaces.

Table 4.8 Bus connections for LIN channels

Switch Bus connection Switch Bus connection

SW5[3] Connection LIN0 <-> LIN1 SW26[3] Connection LIN12 <-> LIN13






4.2.6 LIN Interface Connectors

Table 4.9 LIN interface LINn and 10-pin connector CNm correspondence

LINn CNm LINn CNm LINn CNm LINn CNm









Table 4.10 LINn interface on 10-pin connectors CNm

CN14 for LIN0 (UART0*) CNm (LINn) (see table below)

Pin Function in LIN0

mode (JP9[2-3])

Function in UART00

mode (JP9[2-1])

Pin Function

1 − − 1 −

2 (R1IN*) R1IN 2 −

3 GND T1OUT 3 GND

4 − − 4 −

5 − − 5 −

6 GND GND 6 GND

7 LINn (LINn*) 7 LINn

8 − − 8 −

9 LINn_BAT (LINn_BAT*) 9 LINn_BAT

10 GND GND 10 GND

Note: * These signals are always connected to the related pin but may be irrelevant in the respective mode.



4.3 CAN Interfaces

The main board provides 16 CAN interfaces using Microchip ATA6561 CAN transceiver.


Below circuit diagram shows the circuitry for CAN0 and CAN1. The other CAN channels use a similar circuitry.

The CAN signals from the microcontroller on the piggyback board can be connected to the CAN circuitry on the main

board using the following jumpers:

Table 4.11 CAN signals connection jumpers

CAN CNm CANn CNm CANn CNm CANn CNm

CAN0_RX CN41[1-2] CAN4_RX CN44[1-2] CAN8_RX CN47[1-2] CAN12_RX CN50[1-2]

CAN0_TX CN41[3-4] CAN4_TX CN44[3-4] CAN8_TX CN47[3-4] CAN12_TX CN50[3-4]







CAN0/1

DIP

-Sw

itch-2

pol-S

MD

DIP

-Sw

itch-2

pol-S

MD

100n

100n



1K

0

100n

100n

1K

0

1K

01K

0

header 8way

VCC_CAN_1

VDDIOF

VDDIOF

VCC_CAN_0VCC5V0

VCC5V0

3.3V/OR 5V

3.3V/OR 5V

120

ATA6561

5.0V

120

ATA6561

5.0V

SW

45

SW

42

C107

C109

JP61

JP63

JP6

CN43

JP5

CN82R206

JP58

JP67

JP64

C113

C111

R205

R203

JP57

R204

CN41

IC34

R211

R213

IC32

12B1<12B1>12B3<12B3>

CAN0_TXCAN0_RX

CAN0H

NC

NCNC

NC

NC

NC

CAN0L

NC

NCNC

NC

NC

NC

CAN1H

CAN1L

CAN1_RXCAN1_TX

CAN0RXCAN0TXCAN1RXCAN1TX

1 234

1 234

12

1 2

12

123456789

10

12

123456789

10

123

12

1 2

123

1 23 45 67 8

53

1

8

4

2

6

7

53

1

8

4

2

6

7

2 1

21

21

VIO

STB

RXDTXD

CANL

CANH

GN

DV

CC

2 1

321

2 1

7

9

43

5

8

6

1

10

2

2 1

7

9

43

5

8

6

1

10

2

OUT

OUTIN

IN

VIO

STB

RXDTXD

CANL

CANH

GN

DV

CC

321

1357

2468

Figure 4.2 CAN interface circuit diagram



4.3.2 Power Supply

With the voltage connection pin headers JPy and JPx the power supply and the VIO supply can be connected to each

CANn circuit:

Table 4.12 CANn power supply VCC_CAN_n and VIO jumper connection correspondence

CANn JPy JPx CANn JPy JPx CANn JPy JPx CANn JPy JPx

CAN0 JP67 JP63 CAN4 JP80 JP76 CAN8 JP93 JP89 CAN12 JP106 JP102




4.3.3 CAN Bus Termination

Every CAN interface has one switch to enable bus termination.

Table 4.13 CAN connector pin assignment

Switch Bus termination Switch Bus termination

SW42[1] CAN0 bus termination SW59[1] CAN8 bus termination








4.3.4 CAN Bus Loopback

Like LIN interfaces also CAN interfaces have DIP switches to connect 2 neighboring buses. Due to the physical bus

interface always 2 DIP switches are used to connect 2 buses.

Table 4.14 Bus connections for LIN channels

Switch Bus connection Switch Bus connection

SW45[1] CAN0H <-> CAN1H SW61[1] CAN8H <-> CAN9H

SW45[2] CAN0L <-> CAN1L SW61[2] CAN8L <-> CAN9L









4.3.5 CANn STB Control

The jumper JPx can be used to set the level of each CANn STB input pin:

• JPx[2-1]:STBn is pulled up to high level.

• JPx[2-3]:STBn is pulled down to low level.

Table 4.15 CANn STB signal control jumpers

CANn JPx CANn JPx CANn JPx CANn JPx

CAN0 JP58 CAN4 JP71 CAN8 JP84 CAN12 JP97




4.3.6 CAN Interface Connectors

Table 4.16 CAN connector pin assignment


1 ‒ 6 ‒

2 CANnL 7 CANnH

3 ‒/GND* 8 ‒

4 ‒ 9 ‒

5 ‒ 10 GND

Note: * Depends on jumper JPk setting: ‒ JPk open: ‒ (i.e. not connected) ‒ JPk closed: GND

Table 4.17 CAN interface CANn and connector CNm correspondence

CANn CNm JPk CANn CNm JPk CANn CNm JPk CANn CNm JPk

CAN0 CN82 JP5 CAN4 CN52 JP15 CAN8 CN88 JP30 CAN12 CN91 JP37






4.4 FlexRay Interfaces

The main board provides 2 FlexRay interfaces using NXP TJA1080ATS FlexRay transceiver.


Below circuit diagram shows the circuitry for FLEX0 and FLEX1.

4.4.2 Signal Connections

The FlexRay signals from the microcontroller on the piggyback board can be connected to the FlexRay circuitry on the

main board using DIP-switch SW48.

Table 4.18 FlexRay connections on DIP-switch SW48

SW48 Function Monitor connection

SW48[1] Connect Tx signal to FlexRay0 CN53[1]

SW48[2] Connect enable signal to FlexRay0 CN53[2]

SW48[3] Connect Rx signal to FlexRay0 CN53[3]

SW48[4] Connect Tx signal to FlexRay1 CN53[4]

SW48[5] Connect enable signal to FlexRay1 CN53[5]

SW48[6] Connect Rx signal to FlexRay1 CN53[6]

4.4.3 Power Supply

The FlexRay circuitry’s power supplies can be connected using the following jumpers:

FLEX*1*

FLEX*0*

DIP

-Sw

itch-2

pol-S

MD



DIP-Switch-6pol-SMD

ACT45R-101-2P-TL101

DIP

-SW

ITC

H-4

PO

L-S

MD

4.7n

ACT45R-101-2P-TL101

4.7n

header 6way

VCC5V0_f0

VDDIOF_FLX_0

VCC5V0_f1

VCC5V0

VDDIOF

VCC12V0_f1

VCC12V0

VCC12V0_f0VCC12V0VCC5V0

VDDIOF_FLX_1

VDDIOF_FLX_0

VDDIOF_FLX_1

VDDIOF

5.0V 12.0V

51

51

51

51

4K

7

5.0V

5.0V 12.0V

12.0V

12.0V5.0V

TJA1080ATS/2/T

4K

7

4K

7

4K

7

4K

7

4K

7

4K

7

4K

7

4K

7

TJA1080ATS/2/T

3.3V/OR 5V

4K

7

4K

7

4K

7

3.3V/OR 5V

SW

69

CN61

CN54

JP

15

1

JP

152

JP

150

JP

149

JP

110

SW48

FIL1

SW

50

TP30TP31

TP26TP27

JP114

C149

FIL2

TP32TP33

C150

TP28TP29

JP117

JP

113

CN53

CN95

CN96CN96 CN96

CN95CN95

R262R260R256

R261R259R255

R258R254R252

R257R253

R263

IC48

R266R265

IC49

R251

R264

12C1>

12C3>

12C1<

12C3>

12C1>

12C1<

NCNC

BM_1

BP_1

NC

NC

NCNC

NC

NC

NCNC

NC

NC

STBN_0

EN_1STBN_1

EN_0

FR_RXD2

FR_TXD1FR_TXEZ1FR_RXD1FR_TXD2FR_TXEZ2

FLX1TXFLX1ENFLX1RX

FLX0ENFLX0TX

FLX0RX

BP_0

BM_0

WAKE_1

WAKE_0

7

9

43

5

8

6

1

10

2

7

9

43

5

8

6

1

10

2

1 234

12

12

12

12

12

12345

6 789

101112

1

2 3

4

1 2 3 45678

11

11

1 2

1

2 3

4

11

11

1 2

12

123456

C3C2C1

B3B2B1

A3A2A1

C3C2C1

B3B2B1

A3A2A1

15

4

1920

1465

10 119 12

7

12

16

13

3 1817

8

15

4

1920

1465

10 119 12

7

12

16

13

3 1817

8

VBUFVCC

BPBM

GNDWAKEVBATERRNRXEN

TRXD0TRXD1STBNBGERXDTXENTXDVIOENINH1INH2

21

VBUFVCC

BPBM

GNDWAKEVBATERRNRXEN

TRXD0TRXD1STBNBGERXDTXENTXDVIOENINH1INH2

21

21

21

7

9

43

5

8

6

1

10

2

7

9

43

5

8

6

1

10

2

C3C2C1

B3B2B1

A3A2A1

C3C2C1

B3B2B1

A3A2A1

21

21

21

21

654321

O UT

O UT

ININ

ININ

Figure 4.3 FlexRay interface circuit diagram



Table 4.19 FlexRay power supply jumpers

FlexRay0 JPx FlexRay1 JPx

VCC/VBUF JP149 VCC/VBUF JP151

VBAT JP150 VBAT JP152

VIO JP110 VIO JP113

4.4.4 Control Signals

The FlexRay transceiver status control signals can be controlled with the following jumpers:

Table 4.20 FlexRay transceiver status control signal jumpers

FlexRay0 FlexRay1

EN CN95B[1-2]: VDDIOF_FLX_0

CN95B[2-3]: GND EN CN96B[1-2]: VDDIOF_FLX_1

CN96B[2-3]: GND

WAKE CN95C[1-2]: VDDIOF_FLX_0

CN95C[2-3]: GND WAKE CN96C[1-2]: VDDIOF_FLX_1

CN96C[2-3]: GND

STBN CN95A[1-2]: VDDIOF_FLX_0

CN95A[2-3]: GND STBN CN96A[1-2]: VDDIOF_FLX_1

CN96A[2-3]: GND

BGE JP114 BGE JP117

Switches SW50 and SW99 control bus termination. In addition, 2 switches on SW50 can also be used to create a loop

connection between FlexRay0 and FlexRay1 channel.

Table 4.21 FlexRay Bus 0 termination and loop control

SW50

SW50[1] BUS0 termination: BP_0

SW50[2] BUS0 termination: BM_0

SW50[3] Connect BP_1 to BP_0

SW50[4] Connect BM_1 to BM_0

Table 4.22 FlexRay Bus 1 termination

SW99

SW99[1] BUS1 termination: BP_1

SW99[2] BUS1 termination: BM_1



4.4.5 FlexRay Connectors

Connections to the FlexRay interfaces are provided on connectors CN54 and CN61

Table 4.23 FlexRay transceiver signal connectors

CN54 FlexRay Signal CN61 FlexRay Signal

1 NC 1 NC

2 BM_0 2 BM_1

3 NC 3 NC

4 BM_1 4 NC

5 NC 5 NC

6 NC 6 NC

7 BP_0 7 BP_1

8 BP_1 8 NC

9 NC 9 NC

10 GND 10 GND



4.5 Ethernet Modules

The main board provides 2 connectors for Ethernet modules. The list of applicable Ethernet modules is shown in Table

4.24 Available Ethernet Modules.

Table 4.24 Available Ethernet Modules

Module Name Interface Ethernet PHY Connection

Tessera TSE-BRPHY004 (Note) MII Broadcom BCM89810 100BASE-T1

Tessera TSE-GbPHY004 (Note) GMII Microchip KSZ9031 1000BASE-T

100BASE-TX

10BASE-T

Shimafuji ETHER Board MII Microchip KSZ8041 100BASE-TX

10BASE-T

Note

The size of the Tessera Ethernet modules does not allow to connect 2 at the same time. If 2 Ethernet modules must be connected at the same time only the Shimafuji Ethernet modules can be used.


Below circuit diagrams shows the pin assignment on the connectors for Ethernet modules.

4.5.2 Use of Ethernet Boards with Main Board

All 3 Tessera boards are Plug&Play solutions and can be used with the RH850/X2X main board without modifications.

ETH0

ETH1

MCLK_OUT_O

MCLK_OUT_2

MCLK_OUT_1

MCLK_IN

VCC3V33.3V1.2V

VCC1V2

0

0

1.2V3.3V

VCC1V2

DNF

QSH-030-01-L-D-A

DNF

VCC3V3

QSH-030-01-L-D-A

R271

CN56

R267

CN55

12D4<

12D7<12D7<12D7>12D7>

12D7<12D7<12D7>12D7>

12C3<9B4> 12C1<

12C1<

12D5> 9C5<

9D5< 12D5<

12D5<9C8> 12D4<

12D4<

12D4<12D4<

12D4<

9C8> 12D4<

12D5>

12D4<

12D4<

9D8>12D5<

12D5>

12D5>

12D5>

9D8>12D5>

12B3<

12C3>12C3>

9B4>12C3<

12C3>

12B1> 11B4<12C1<

12C1<

12C3> 9B1<

12C3>9B4<

12C1<12C1<

12C1<

12B1<

12C3>

12C1<

9B4> 12C1<

12D5>

12D5>

12D4<12B3>

12B3>

12C1<12B1> 11B4<

12C3>

12C3>

12D4<

9B1< 12C3<

12C1<

ETH1CRSDV

ETH1_SI_NETH1_SI_PETH1_SO_NETH1_SO_P

ETH0_SI_NETH0_SI_PETH0_SO_NETH0_SO_P

ETH0COLETH0RXDV

ETH0RXD3

NC

NC

ETH1TXEN

ETH1TXCLK

ETH1COLETH1RXDV

ETH1RXCLK

ETH1RXD0ETH1RXD1

ETH1RXD2

ETH1RXDV

ETH1MDC

ETH1MDIO

ETH1RESET

ETH1TXCLK

ETH1TXD0

ETH1TXD1

ETH1TXD3

ETH1TXEN

INT3

ETH0TXERETH0MDC

NC

NC

NC

ETH0TXCLK

ETH0TXD0

IIC0SDAETH0MDIO

ETH0RESET

ETH0TXEN

ETH0TXEN

ETH0RXD1ETH0RXD0

ETH0RXCLK

INT2

ETH0TXD1

NCNC

NC

NCETH0RXD2

ETH0RXDV

NC

NC

NC

NC

NC

NC

NC

ETH1TXER

GTXCLK_1

ETH1TXD2

NC

ETH1RXERIIC1SDA

IIC1SCL

ETH0RXERIIC0SCL

ETH0TXD3

ETH0TXD2

GTXCLK_0

NCETH1RXD3

ETH0TXCLK

ETH0CRSDV

29

24

5 67 89 10

11 1213 1415 1617 1819 2021 2223 2425 2627 28

3031 3233 343537 38

40414345 4647 484951 52

545557 5859 606163

1 23 45 67 89 10

1113 1415 1617 1819 2021 2223 2425 2627 2829 3031 3233 3435 3637 3839 4041 4243 4445 4647 48495153 5455 5657 5859 6061 6263 64

4244

12

13

36

53

39

6264

56

50

5250

IN

IN

IN

OUT

IN

ININ

IN

IN

IN

IN

IN

IN

IN

OUT

OUT

OUT

OUTOUT

OUTOUTOUT

OUT

IN

IN

IN

646260585654525048464442403836343230282624222018161412108642

63615957555351494745434139373533312927252321191715131197531

IN

IN

ININ

OUTOUT

ININ

OUTOUT

OUT

OUTOUTOUT

OUTOUT

OUT

OUT

IN

OUT

IN

OUT

IN

OUT

OUTIN

INOUT

OUT

OUT

ININ

646260585654525048464442403836343230282624222018161412108642

63615957555351494745434139373533312927252321191715131197531

Figure 4.4 Ethernet module connector circuit



The Shimafuji ETHER Board requires some small modifications so it can be used with the RH850/X2X main board.

On the Shimafuji ETHER Board following modifications have to be applied:

- Remove resistor R6.

- Connect left side of R6 to the upper side of R27.

Please refer to the figure below for details of the modification.

Figure 4.5 Modification of Shimafuji ETHER Board



4.5.3 Ethernet Connectors

Table 4.25 Ethernet PHY (MII) connector CN55 pin assignment

Pin Function Pin Function

1 ‒ (MCLK_OUT_0*) 2 ETH0RXDV

3 GND 4 ETH0RXD3

5 GND 6 ETH0RXD2

7 ‒ 8 ‒

9 GND 10 ETH0RXD1

11 ‒ 12 ETH0RXD0

13 GND 14 GND

15 GND 16 ETH0RXCLK

17 ‒ (MCLK_IN*) 18 GND

19 ETH0TXEN 20 ‒

21 ‒ 22 ‒

23 ETH0TXD3 24 ‒

25 GND 26 ETH0CRSDV

27 ETH0TXD2 28 ETH0RXDV

29 GND 30 ETH0COL

31 ETH0TXD1 32 GND

33 ‒ 34 ETH0TXCLK

35 ETH0TXD0 36 GND

37 GND 38 ETH0TXEN

39 ‒

(ETH0TXCLK can be connected if R267 is assembled)

(GTXCLK_0*)

40 ETH0_SO_P

41 GND 42 ETH0_SO_N

43 ETH0RESET 44 ETH0_SI_P

45 GND 46 ETH0_SI_N

47 ETH0MDIO 48 IIC0SDA

49 GND 50 ETH0RXER

51 ETH0MDC 52 IIC0SCL

53 ETH0TXER 54 VCC3V3

55 INT2 56 VCC3V3

57 VCC1V2 58 VCC3V3

59 VCC1V2 60 VCC3V3



Note: * These MII signals are not connected on the main board.



Table 4.26 Ethernet PHY (MII) connector CN56 pin assignment


1 ‒ (MCLK_OUT_2*) 2 ETH1RXDV

3 GND 4 ETH1RXD3

5 GND 6 ETH1RXD2

7 GND 8 ‒

9 GND 10 ETH1RXD1

11 GND 12 ETH1RXD0

13 GND 14 GND

15 GND 16 ETH1RXCLK

17 ‒ (MCLK_OUT_1*) 18 GND

19 ETH1TXEN 20 ‒

21 ‒ 22 ‒

23 ETH1TXD3 24 ‒

25 GND 26 ETH1CRSDV

27 ETH1TXD2 28 ETH1RXDV

29 GND 30 ETH1COL

31 ETH1TXD1 32 GND

33 ‒ 34 ETH1TXCLK

35 ETH1TXD0 36 GND

37 GND 38 ETH1TXEN

39 ‒

(ETH1TXCLK can be connected if R271 is assembled)

(GTXCLK_1*)

40 ETH1_SO_P

41 GND 42 ETH1_SO_N

43 ETH1RESET 44 ETH1_SI_P

45 GND 46 ETH1_SI_N

47 ETH1MDIO 48 IIC1SDA

49 GND 50 ETH1RXER

51 ETH1MDC 52 IIC1SCL

53 ETH1TXER 54 VCC3V3

55 INT3 56 VCC3V3

57 VCC1V2 58 VCC3V3

59 VCC1V2 60 VCC3V3



Note: * These MII signals are not connected on the main board.



4.6 SENT (Single Edge Nibble Transmission) Interfaces

The main board provides the connectors CN15 and CN100 for connecting two SENT interfaces. The SENT extension

boards must be ordered from Renesas separately. Please refer to 1.4 Extension Boards for details.

The SENT signals from the microcontroller on the piggyback board can be connected to the SENT circuitry on the main

board by use of the following jumpers:

• SENT0: JP11

• SENT1: JP12

The SENT interfaces BUS power supply can be disconnected by use of the following jumpers:

• SENT0: JP16

• SENT1: JP40

The SENT interfaces power supply to an attached SENT sensor can be selected between constant voltage

VDD5V0_SENT_x and the output of a DIGIO_x pin of the piggyback board by use of the following jumpers:

• SENT0: CN99

• SENT1: CN101


SENT*1*

SENT*0*VCC5V0

5.0V

VDD5V0_SENT_1header 3way

VDD5V0_SENT_0

header 3way

VCC5V0

header 4way

2.2n

header 4way

PDTC123JT

2.2n

560

560

22K


5.0V5.0V

PDTC123JT

22K

5.0V


JP16

CN101

CN99

C63

JP40

TR15

JP12

C7

R18

TR40

CN15

R89JP11

R90

R20

CN100

12C7<>

12B1<

12C3>

12C1>

12B3<

12C6<>

SENT_RX_0NC

NC

NC

NC

NC

NC

SENT_RX_1

SENT0RX

SENT1SPCO

SENT0SPCO

SENT1RX

NCNC

NC

NC

DIGIO_16

DIGIO_17

321

321

4321

21

7

9

43

5

8

6

1

10

2

1

23

7

9

43

5

8

6

1

10

2

3321

1

4

2

21

321

321

BI

BI

4321

OUTIN

21

7

9

43

5

8

6

1

10

2

B

E

C

7

9

43

5

8

6

1

10

2

4321

21

B

E

C

INOUT

Figure 4.6 SENT interfaces



4.6.2 SENT Interface Connectors

Table 4.27 SENT interfaces connectors CN15, CN100

CN15 (SENT0) CN100 (SENT1)


1 Bus Power / Programming Power 1 Bus Power / Programming Power

2 − 2 −

3 − 3 −

4 − 4 −

5 GND 5 GND

6 GND 6 GND

7 − 7 −

8 SENT_RX_0 8 SENT_RX_1

9 − 9 −

10 GND 10 GND



4.7 PSI5/PSI5S Interfaces

The main board provides the connector CN62 for connecting several PSI5/PSI5S compatible sensors.


4.7.2 PSI5/PSI5S Interface Connector

Table 4.28 PSI5/PSI5S interface connector CN62 pin assignment


1 GND 2 GND

3 GND 4 GND

5 PSI5SCLK0 6 PSI5SCLK1

7 PSI5STX0 8 PSI5STX1

9 PSI5SRX0 10 PSI5SRX1

11 PSI5TX0 12 PSI5TX1

13 PSI5RX0 14 PSI5RX1

15 VCC3V3 16 VCC3V3

17 VCC5V0 18 VCC5V0

19 VCC12V0 20 VCC12V0

21 GND 22 GND

VCC12V0VCC12V0VCC5V0VCC3V3 VCC5V0 VCC3V3

ERF8-010-05.0-L-DV-L-TR

12.0V12.0V5.0V3.3V 5.0V 3.3V

CN62

12C1<12C3>12C3< 12B7<

12B7>12B6<12B6>12B6>

12C1>12C1>

PSI5SRX0PSI5TX0PSI5RX0 PSI5RX1

PSI5TX1PSI5SRX1PSI5STX1PSI5SCLK1

PSI5STX0PSI5SCLK0

2221201918171615141312108642

1197531

OUT

OUTIN

INININ

INOUTINOUT

2221201918171615141312108642

1197531

Figure 4.7 PSI5/PSI5S interface circuit diagram



4.8 UART Interfaces

The main board provides two UART interfaces.

The UART0 and LIN0 interfaces share the CN14 connector. The jumper JP9 selects the CN14 function.

UART1 uses an FTDI chip to provide an USB interface on connector CN6.

The UART signals from the microcontroller on the piggyback board can be connected to the UART circuitry on the

main board using the following jumpers:

• UART0: JP10

• UART1: CN94

Jumper JP13 is used to select the power supply for the FTDI USB to serial converter.

Table 4.29 Power supply for FTDI interface

JP13[1-2] • Open: Vcc = DEBUG_VBUS

• Closed: Vcc = VCC5V0

JP13[3-4] • Open: Vcc = VDD_UART_IO

• Closed: Vcc = VDDIOF

Jumper JP14 is used to select the power supply for UART0.

Table 4.30 Power supply for UART0 interface

JP14[1-2] • Open: Vcc = VDDIOF_UART

• Closed: Vcc = VDDIOF


Below circuit diagram shows the circuitry for UART0 and UART1. UART1 provides a virtual COM port via USB

interface.

USB MICRO AB

UART*1*

header 4way

100n

100n

4.7u

Testpoint_rd

120ohm@100MHz

330

330

ft232rl

1K0

1n

header 6way

VDDIOFVCC5V0VDD_UART_IODEBUG_VBUS

DEBUG_USB_VBUS

VCC3V3

GND_USB5.3V5.3V

3.3V/OR5V5.0V3.3V/OR5V5.0V

5.0V

3.3V

red

red0

1

629105150921

5.3V

JP13

C64

C61

C62

TP5

L5

R92

R91

IC11

R88

C57

CN94

D9

LED11

LED10

D8

CN6

D7

12B1>9E4<12B3>12B3<

12C

6<>

CBUS<4..0>

NC

NCNC

USBDMUSBDP

NC

UART1_TXD

NC

UART1_RXD

NC

NCNC

NC

RESETUART1TXUART1RX

RE

SET

_j

1 23 4

1

420

1516

1

26

5

619

28

10

17

9

25

2113

27

1 23 45 6

23

54

1

654321

4321

OUTININ

SH

IELD

[5..0]

GND

DPDM

VBUS

ID

NC[2..1]

GN

D[3

..1]

CBUS[4..0]

OSCOOSCI

TEST

AG

ND

VC

C

RESET_Z

3V3O

UT

USBDMUSBDP

CTS_Z

DCD_ZDSR_Z

RI_Z

RXDVC

CIO

RTS_Z

DTR_Z

TXD

UART*0*

header 4way

MAX3222

100n

100n

100n

100n

100n

VDDIOFVDDIOF_UART3.3V/OR5V

10K

JP10

JP14

IC10

C65

C66

C58

C59

C60

R87

12B1<12B1>

2A4<

2A4>UART0RXUART0TX

T1OUT

R1IN1 23 4

1 2

42

65

1

18

1615910

20

13 1712 8

19

7

3

4321

IN

OUT

OUTIN

21

NC

[1..0]SHDN EN

T2OUT_RS232

VPLUS

VC

C

R2OUT_TTLR1OUT_TTL

T2IN_TTLT1OUT_RS232T1IN_TTL

C2PLUS

C1MINUSC1PLUS

R1IN_RS232R2IN_RS232

GN

D

C2MINUSVMINUS

Figure 4.8 UART interface circuit diagram



4.8.2 UART Connector

UART1 provides 2 connectors. CN6 is the USB connector for the UART1 signals of the FTDI chip, CN94 is the

connector for the UART signals to the piggyback board.

Table 4.31 UART interface connector CN94


1 Reset input 2 Reset

3 UART1TX 4 UART1_TxD

5 UART1RX 6 UART1_RxD

Table 4.32 USB Micro AB connector CN6


1 USBVBUS 4 −

2 USBDM 5 GND

3 USBDP

Jumper JP10 connects UART0 signals.

Table 4.33 USB Micro AB connector CN6

Pin Function

JP10[1-2] UART0TX

JP10[3-4] UART0TX



4.9 eMMC/SFMA Module

The main board incorporates one connector for an eMMC/SFMA module. The eMMC/SFMA extension board must be

ordered from Renesas separately. Please refer to 1.4 Extension Boards for details.

Below circuit diagrams shows the pin assignment on the connector for eMMC/SFMA module.

4.9.1 eMMC/SFMA Interface Connector

Table 4.34 eMMC / SFMA interface connector CN98


1 SFMA0IO3 2 VCC3V3

3 SFMA0IO2 4 SFMA0CLK

5 SFMA0IO1 6 SFMA0SSL

7 SFMA0IO0 8 RESET

9 GND 10 VCC3V3

11 MMCA0CMD 12 MMCA0DAT7

13 MMCA0CLK 14 MMCA0DAT6





4.9.2 Extension Board Details

The extension board includes one eMMC IC (swissbit SFEM4096B1EA1, 4GB NAND flash) and one serial flash IC

(Macronix MX25L51245GMISFMA, 512Mbit).

Figure 4.10 shows the circuit diagram of the eMMC/SFMA extension board.

4

VCC3V33.3V

567

13

ERF8-010-05.0-L-DV-L-TR

20

CN98

9F4<>12D3<>12D5<> 9F2<> 12D3<> 12D5<>

12C4>12C5>12B1> 2D6<

12D4<>12D5<>

12C5<>

12D4>12D5>

12C4<>

MMCA0DAT<7..0> MMCA0DAT<7..0>

SFMA0CLKSFMA0SSLRESET

SFMA0IO2SFMA0IO3

SFMA0IO1

MMCA0CLKMMCA0CMD

SFMA0IO0

2221201918171615141312108642

1197531

BIBI

ININ

INININ

BI

BIBIBI

2221201918171615141312108642

1197531

Figure 4.9 eMMC/SFMA module connector circuit



The extension board includes 2 jumpers to enable supply for eMMC and SFMA.

Table 4.35 Jumper on eMMC/SFMA extension board

Jumper Function

JP1[1-2] Enable power supply for eMMC

JP2[1-2] Enable power supply for SFMA

VDDI - internal regulator - cap only

eMMC

SFMA

100n

3.3VVCC3V3_eMMC

VCC3V3

10n

VCC3V3

100n

100n

4.7

u

100n

3.3V3.3V

ERM8-010-05.0-S-DV-L-TR

DNF / DNB 47k 47kVCC3V3

VCC3V3VCC3V3_SFMA

VCC3V3_SFMA

VCC3V3

10K

1u 100n

100n

4.7

u 100n

100n 100n

100n

DNF / DNB

header 7way

100K

4.7

u 10K

10K

10K

10K

10K

33

33

MX25L51245GMI

header 13way

2

7

76543210

3.3V

3.3V

3.3V

76531

4

2 5 0 4 316

3.3V

SFEM4096B1EA1TO3.3V

0

SN74LV1T126DCKR

10K

10K

R1

C13

C15

R3 C2

MR1 MR2

JP1

C1

C3 C

4C

5 C6

C7 C

8C

9 C10

C11

CN3

R4

C12

R5

JP2

R6

R7

R9

R8

R10R11

C14

IC2

CN1

CN2

IC1

IC3

R2

1B4<> 1B2<>

RESET

NC

SFMA0IO3SFMA0IO2SFMA0IO1SFMA0IO0SFMA0CLKSFMA0SSL

RESET

RESET#

VDDI\g

SFMA0IO2

MMCA0DAT<7..0>

RESET

NC

NC NC

SFMA0IO3SFMA0CLKSFMA0SSL

MMCA0DAT<7..0>

MMCA0DAT<7..0>

MMCA0CLK

MMCA0CLKMMCA0CMD

NC

MMCA0CMD

SFMA0IO0SFMA0IO1

3

1 5

42

2221201918171615141312108642

1197531

K5H5

C2

M6M5

1 2 46

3

8 57 8 721 3

6 54

21

1234567

21

9

10

14

2

81516

6

3

13

1

7

12

10

43

1

5

2

6789

11

13

OE VCC

YGND

A

OUT

ININ

BI2221201918171615141312108642

1197531BI

BIBI

BI

ININ

BI

21

NC

RFU

RESET_Z_RFUDNU[3..0]

VIO_RFU

VS

S

SCK SI_IO0SO_IO1

VC

C

WPN_IO2CSN

HOLDN_IO3

21

7654321

VC

CQ

[4..0]

VS

SQ

[4..0]

RST_#

VS

S[5

..0]

NC[119..0]

VC

C[3

..0]

DS

DAT[7..0]

VD

DI

CLKCMD

13

12

11

9

8

7

6

2

5

1

3

10

4

Figure 4.10 eMMC/SFMA board circuit diagram



4.10 Touch Display

The main board is equipped with the sockets CN57-CN60 to connect to a display module. The connection is designed to

be used with Arduino display with capacitive touch by Adafruit (product ID 1947). The TFT display board must be

ordered from Renesas separately. Please refer to 1.4 Extension Boards for details.


Below circuit diagram shows the connections for the touch screen display.

4.10.2 Enable Touch Display

All touch screen related signals from the microcontroller on the piggyback board can be connected to the touch screen

circuit on the main board using following switches:

• SW84 CSI-signals

• SW86 I2C-signals

The displays power supply can be connected using the jumpers JP119 and JP120.

4.10.3 Usage Information

The 2.8” display is equipped with a capacitive touch controller FT6206.

This touch controller can be controlled via I2C interface. The I2C interface it is enabled on the display PCB by

connecting the solder bridges for SDA and SCL signals. These bridges are marked with a blue circle in the circuit

diagram below.

The following documents are available on the internet to set up the display:

• FT6x06_AN_public_ver0.1.3.pdf (Application Note for FT6x06 CTPM from FocalTech)

• FT6x06+Datasheet_v0.1_Preliminary_20120723.pdf (Self-Capacitive Touch Panel Controller)

• Adafruit-2-8-tft-touch-shield-v2.pdf (Adafruit 2.8” TFT Touch Shield v2 from Adafruit learning system)

ANA0_0

SYS0_0

SYS0

DIG0

DIG0_2

DIG0_0DIG0_1

DIG0_3

DIG0_7

DIG0_8

DIG0_4DIG0_5DIG0_6

DIG0

DIG0_17DIG0_16

DIG0_12

DIG0_10DIG0_9

DIG0_15DIG0_14DIG0_13

ANA0_2ANA0_3ANA0_4ANA0_5

ANA0_1

SYS0_2SYS0_1

SYS0_7SYS0_6SYS0_5SYS0_4SYS0_3

DIG0_11

ANA0

4K

7

DIP-Switch-8pol-SMD

socket 8way

socket 8way

socket 6way

socket 10way

V_DISP_5V0 V_DISP_3V3VCC5V0 VCC3V3

DIP-SWITCH-3POL-SMD

5.0V 3.3V

JP120

JP119

R289

SW84

CN57

CN60

CN59

CN58

SW86

12B6> 11B2<

12B7>12B6> 11B2<

12B1> 9C4<

12B7>

12B7<

12B7<

12B1> 9C4<

12D1<> 12D3<> 1B5<

12B6<>

12B7<>

IIC0SDA_s

DIGIO_4_s

CSI1CS2

DIGIO_18_sCSI1CS2_sCSI1SO_s

CSI1CS3CSI1CS2

IIC0SCL

CSI1SO

CSI1CS1

CSI1SI

IIC0SDA

DIGIO<4>

CSI1SCLK

DIGIO_24

NCNCNCNC

CSI1CS1_sCSI1CS2_s

NCNC

NC

NCNC

NCNCNCNC

IIC0SCL_s

ANA0_0

SYS0_0

SYS0

DIG0

DIG0_2

DIG0_0DIG0_1

DIG0_3

DIG0_7

DIG0_8

DIG0_4DIG0_5DIG0_6

DIG0

DIG0_17DIG0_16

DIG0_12

DIG0_10DIG0_9

DIG0_15DIG0_14DIG0_13

ANA0_2ANA0_3ANA0_4ANA0_5

ANA0_1

SYS0_2SYS0_1

SYS0_7SYS0_6SYS0_5SYS0_4SYS0_3

DIG0_11

ANA0

4K

7

DIP-Switch-8pol-SMD

socket 8way

socket 8way

socket 6way

socket 10way

V_DISP_5V0 V_DISP_3V3VCC5V0 VCC3V3

DIP-SWITCH-3POL-SMD

5.0V 3.3V

JP120

JP119

R289

SW84

CN57

CN60

CN59

CN58

SW86

12B6> 11B2<

12B7>12B6> 11B2<

12B1> 9C4<

12B7>

12B7<

12B7<

12B1> 9C4<

12D1<> 12D3<> 1B5<

12B6<>

12B7<>

IIC0SDA_s

DIGIO_4_s

CSI1CS2

DIGIO_18_sCSI1CS2_sCSI1SO_s

CSI1CS3CSI1CS2

IIC0SCL

CSI1SO

CSI1CS1

CSI1SI

IIC0SDA

DIGIO<4>

CSI1SCLK

DIGIO_24

NCNCNCNC

CSI1CS1_sCSI1CS2_s

NCNC

NC

NCNC

NCNCNCNC

IIC0SCL_s

NC

CSI1CS3_s

CSI1SI_sCSI1SCLK_s

NCNCNC

654321

87654321

87654321

9876

2

5

1

3

10

4

2121

12

106

16151413

11

987

43

5 12

123 4

56

21

21

654321

87654321

BIOUT

IN

ININ

IN

INININ

BI

IN

87654321

9876

2

5

1

3

10

4

NC

CSI1CS3_s

CSI1SI_sCSI1SCLK_s

NCNCNC

654321

87654321

87654321

9876

2

5

1

3

10

4

2121

12

106

16151413

11

987

43

5 12

123 4

56

21

21

654321

87654321

BIOUT

IN

ININ

IN

INININ

BI

IN

87654321

9876

2

5

1

3

10

4

Figure 4.11 Touch screen circuit diagram

https://cdn-shop.adafruit.com/datasheets/FT6x06_AN_public_ver0.1.3.pdf

https://cdn-shop.adafruit.com/datasheets/FT6x06+Datasheet_V0.1_Preliminary_20120723.pdf

https://cdn-learn.adafruit.com/downloads/pdf/adafruit-2-8-tft-touch-shield-v2.pdf



Figure 4.12 Touch display



4.10.4 Touch Display Connectors

Table 4.36 Touch Display connectors CN57 to CN60 pin assignment

CN57 CN58 CN59 CN60

Pin Function Pin Function Pin Function Pin Function

1 − 1 CSI1CS3_s1 1 − 1 −

2 − 2 DIGIO_18_s1 2 − 2 GND

3 − 3 CSI1CS2_s1 3 − 3 GND

4 − 4 CSI1SO_s1 4 − 4 V_DISP_5V03

5 CSI1CS1_s1 5 CSI1SI_s1 5 IIC0SDA2 5 V_DISP_3V33

6 CSI1CS2_s1 6 CSI1SCLK_s1 6 IIC0SCL2 6 DIGIO_4_s2

7 − 7 − 7 −

8 − 8 − 8 −

9 −

10 −

Notes: 1 These signals can be switched on/off by switch SW84.

2 These signals can be switched on/off by switch SW86.

3 These display power supplies can be enabled/disabled via jumpers JP119 and JP120.



4.11 RGB Illuminated Rotary Encoder

The main board is equipped with a rotary encoder switch IC52 that has an illuminated transparent shaft.

The rotary encoder rotation position signals can be connected to the microcontroller on the piggyback board by SW83

or via connector CN103.

The rotary encoder RGB LED signals can be connected by SW81 or connector CN104.

The rotary encoder RGB LED current for each color can be measured with the analog voltage connected by SW80.

The rotary encoder RGB LED common anode power supply can be connected to board VCC5V0 with JP155.

The rotary encoder position signal reference voltage can be connected to board VDDIOF with JP156.

Table 4.37 RGB Rotary Encoder signal jumpers

Function SWx/JPx

Position detection SW83/CN103

RGB PWM input SW81/CN104

RGB current A/D feedback SW80

Encoder position signal reference voltage JP156

Rotary encoder power supply JP155


Below circuit diagram shows the circuitry for rotary encoder.

header 3way

DIP-SWITCH-3POL-SMD

PDTC123JT

47

PDTC123JT

1n1n

header 3wayDIP-SWITCH-3POL-SMD

10K

10K

10K

3.3V/OR 5V5.0V

PEL12T_4225T_S1024

PDTC123JT

10K

10K

10K

39

39

47

10K10K

47

100

10K

VDDIOF

10n 10n

1n

1n

VCC5V0

DIP-SWITCH-3POL-SMD

CN104

TR36

R282C164

SW80

C162

SW81

CN103R288R273R274R275

R276

R277

TR37

R280

R279

TR38

R281

R285 R287

R286

R283

R284

IC52

JP155

JP156

C167 C168

C166

C163SW83

12C6<

12D1<>12D1<>12D1<>

1B5< 12D3<>1B5< 12D3<>

12C6<12C7<

1B5< 12D3<>

12C7<>12C6<>

12B3<

PWM_RPWM_GPWM_B

ANALOG_RANALOG_GANALOG_B

DIGIO<15>

INT3

DIGIO<14>

AD1_0AD1_1AD1_2

DIGIO<13>

ENC1ENC0

SWITCH_INPUTENC1_cENC0_c

321

321

56

2

4

6

4

3

1

53

23

123

5

1

32

1

1

32

12345

8

6

7

21

21

6

421

BI

B

E

C

B

E

C

OUTOUTOUT

BIBIBI

B

E

C

321

321

21

21

GN

D[1

..0]

8

7

6

54321

BIBI

Figure 4.13 Rotary Encoder



4.12 LED CSI Driver for LED Ring Indicator

The main board provides a LED ring indicator with 16 blue LEDs.

The ring indicators 16 LEDs are located around the rotary encoder switch.

To drive the 16 LEDs a led driver with CSI interface is used.

The CSI interface signals from the microcontroller on the piggyback board can connected to the LED driver circuitry on

the main board by switch SW82.

All these signals can be checked on connector CN102.

The LED CSI driver for ring indicator circuitry power supply can be connected to the main board by jumper JP154.


Below picture shows the serial control of the circular LED circuit.

SW82 is used to connect the serial interface signals from the CSI driver IC to the controller on the piggyback board. If a

switch is set to “On” this signal is connected.

Table 4.38 Serial interface connection

SW82 Controller signal CSI driver signal Description

SW82[1] DIGIO[8] LAT Data strobe

SW82[2] DIGIO[9] BLNK Output enable

SW82[3] CSIOCLK MCLK Clock input

SW82[4] CSIOSO MOSI Serial data input

SW82[5] CSIOSI MISO Serial data output

SW82[6] NC NC

BLUE

DIP-Switch-6pol-SMD

5.0V

10K

10K

BLUE BLUE BLUE BLUE

BLUE

BLUE

BLUE BLUE

BLUEBLUEBLUE

BLUEBLUEBLUEBLUE

0 1 2 3 4 5 6 7 8 9 10

11

12

13

14

15

VCC5V0

100n

TLC5925IPWRG4

header 5way

IC51

LED12CN102

SW82

LED14 LED16 LED18 LED20 LED22 LED24 LED26

R278

R272

LED27LED25LED23LED21LED19LED17LED15LED13

JP154

C165

1B5< 12D3<>1B5< 12D3<> 12D1<>

12B7>12B7>

12B7<>12D1<>

CSI0SO

OUT#<15..0>

NCNC

CSI0CLKDIGIO<12>DIGIO<8>

CSI0SI MISOMOSIMCLKBLNKLAT

54321

22

5

1211

9

7

432

21

3

1

4

23

2

24

21

1

68

10

OUTININININ

OUT#[15..0]OE#

GN

D

R-E

XT

SDOLECLK

SDI

VD

D

54321

21

Figure 4.14 LED CSI driver for LED ring indicator



4.13 Interrupt Push Buttons

Two push buttons are available to trigger the interrupts NMI and INT0:

• Pushing switch SW52 issues an NMI signal to the piggyback board, if switch SW87[1] is closed

• Pushing switch SW53 issues an INT0 signal to the piggyback board, if switch SW87[2] is closed

The pin header JP123 can be used to output the signals to some other external hardware.

If no interrupt is pending, the NMI and INT0 signals are set to VDD_PUSH.

VDD_PUSH = VDDIOF must be activated by closing JP122.


This picture shows the circuit diagram of the interrupt switches.

Table 4.39 Interrupt signal output on JP123 SW88

JP123 Function

JP123[1] Output NMI interrupt signal

JP123[2] Output INT0 interrupt signal

Table 4.40 Enable interrupt signals on switch SW87

Switch Function

SW87[1] Enable NMI interrupt signal for piggyback board

SW87[2] Enable INT0 interrupt signal for piggyback board

PU

SH

BU

TTO

N4

PIN

SM

D

DIP-Switch-2pol-SMD

VDDIOF

100n

100n

VDD_PUSH

PU

SH

BU

TTO

N4

PIN

SM

D

10K

10K

SW87

C171

R298

SW

52

R299

C173

SW

53

JP122

JP123

12B1<12B3<NMI

INT0NMI_sINT0_s

12 3

4

1 2

122

1

21

OUTOUT

Figure 4.15 Interrupts push buttons



4.14 A/D Measurements

The main board includes 2 potentiometer circuits in order to provide variable voltage levels on the ADC[1:0] signals as

inputs to the piggyback board's microcontroller's A/D Converter.

• R301 generates a signal for ADC[1], if SW88[2] is closed.

• R303 generates a signal for ADC[0], if SW88[1] is closed.

The analog voltages can be checked on CN63 pin header.

The voltage can be adjusted between VDD_ADC and GND.

VDD_ADC = VDDIOF must be switched on by closing jumper JP124.


This picture shows the A/D measurement circuit.

4.14.2 Connector

Table 4.41 Analog signal connection on switch SW88

Switch Function

SW88[1] Connect signal from R303 to analog input ADC[0]

SW88[2] Connect signal from R301 to analog input ADC[1]

DIP-Switch-2pol-SMD

3.3V/OR5V

10k

100n

100n

0

VDD_ADC

300

300

VDDIOF

header 2way

10k

1

R300

R301 C175

SW88

R302

JP124

C174

CN63

R303

12D3<12D1< ADC<0..7>

43

21

2

12

1

21

IN

21

Figure 4.16 A/D measurements



4.15 Signal LEDs

Four blue LEDs are provided to allow visual outputs of four signals.

The four signal LEDs can be driven by DIGIO[3:0] signals or signals from the pin header CN9

Table 4.42 Signal LEDs

LED SW43 number SW43 closed SW43 open

LED9 1 DIGIO[0] CN9 pin 1





This circuit diagram shows signal LED connection.

12.0V

DIP-SWITCH-4POL-SMD

BLUE

23

10

10K

BLUE

2K0

10K

10K

NDS331NTR

BLUE

2K0NDS331NTR

10K

2K0

2K0

BLUE

NDS331NTRNDS331NTR

VCC12V0header 4way

R45

LED9

TR10

R43

LED8

TR9 R48R37TR8

SW43

R42

LED7

R41

LED6

TR7 R36R27

CN9

10C1<>12D1<>

12D3<>

10E1<

11B4<

DIGIO<0..15>

21

3

2

1

3

2

1

3

87654

321

2

1

3

4321

IN

D

S

G

4321

D

S

G

D

S

G

D

S

G

Figure 4.17 Signal LEDs

RH850/X2X Main Board 5. Precaution


5. Precautions

5.1 Debugging and Flash Programming Signals

In some devices some of the debugging or flash programming signals like FLMD1 signal are in a pin sharing on the

same device pin with some interface signals.

When the shared interface is connected to its driver circuitry there may be a disturbance of debugger or flash

programmer function.

Make sure to disconnect any driver receive signal that actively drives some shared debugging or flash programming

signal when using debugger or flash programmer.

5.2 Differences between Mass Production and Prototype Version of the Main

Board

Some signals on the LED CSI interface and the rotary encode have been changed.

Table 5.1 Signal differences between mass production and prototype board

Signal Mass production board

D017347_06_V02

Prototype board

D017347_06_V01

LED CSI OE DIGIO_12 DIGIO_11

LED CSI LE DIGIO_8 DIGIO_10

Encode button interrupt INT3 INT1

The prototype board does not have differential pair connections between the Ethernet connectors and the piggyback

board connectors. These are the additional connections on the mass production board.

Table 5.2 Twisted pair Ethernet signals added on mass production board

Signal Ethernet connector Piggyback board connector

ETH0_SO_P CN55[40] CN3[100]

ETH0_SO_N CN55[42] CN3[102]

ETH0_SI_P CN55[44] CN3[106]

ETH0_SI_N CN55[46] CN3[108]

ETH1_SO_P CN56[40] CN3[112]

ETH1_SO_N CN56[42] CN3[114]

ETH1_SI_P CN56[44] CN3[118]

ETH1_SI_N CN56[46] CN3[120]

RH850/X2X Main Board 6. Mechanical


6. Mechanical Dimensions

Figure 6.1 Mechanical dimensions

RH850/X2X Main Board 7. Schematics


7. Schematics

CAUTION

The schematics shown in this document are not intended to be used as a reference for mass production. Any usage in an application design is in sole responsibility of the customer.

The following components described in the schematics are not provided with the board upon delivery:

• Oscillators and resonators: OSC1, X3

• Capacitors: C97, C98, C113, C116,

• Resistors: R2 – R4, R6, R15 – R18, R21 – R23, R104 – R107, R127 – R129, R137, R138 – R141, R143,

The above components are indicated with "DNF/DNB" in the schematics.

The following components described in the schematics are provided with but not mounted on the board upon delivery:

• Standard 4 mm power lab sockets CN8 – CN11

• three resonators HC49 (16/20/24 MHz)

• 49 jumpers, 2.54 mm, black

The above components are indicated with "DO NOT FIT / TO DELIVER WITH THE BOARD" in the schematics.



7.1 Page 1

PO

WE

R S

UP

PLY

/ P

OW

ER

LE

D'S

/S

IGN

AL L

ED

'S

10.0

5.2

019

add ju

mer

and s

ignals

(E

CR

#680)

W.R

ause

r2.1

0

W.R

ause

r04.0

3.2

019

2.0

0add s

ingnal g

iga E

TH

0 a

nd E

TH

1

PO

WE

R L

ED

S

PR

OTE

CTIO

N R

EV

ER

SE

VO

LTA

GE

DC

/DC

RE

GU

LA

TO

RS

5V

0

SIG

NA

L L

ED

S

Max

12A

contin

ious

outp

ut

DC

/DC

RE

GU

LA

TO

RS

1V

2

max

uvp

9.5

V s

et

do n

ot fit

max

ovp

15,7

V s

et

do n

ot fit

5A

>

spare

spare

spare

Max

12A

contin

ious

outp

ut

do n

ot fit

9.5

V T

O 1

5V

ALLO

WE

D D

C S

UP

PLY

5A

>

Sin

gle

5V

/ 6

A &

5V

ca 6

A for

regula

tors

= 1

2A

Vth

1.2

25V

Vth

1.2

25V

Max

12A

contin

ious

outp

ut

DC

/DC

RE

GU

LA

TO

RS

3V

3

VC

C5V

0

Fri M

ay

10 0

9:0

8:1

9 2

019

3.3

V12.0

V12.0

V

8G

A1012-Z

header

6w

ay

2K0

2K0

2K0

10K

10K

ND

S331N

TR

10K

ND

S331N

TR

10K

ND

S331N

TR

2K0

2K0

22u

22u22u

22u

10K

10K

10K

DIP

-SW

ITC

H-4

PO

L-S

MD

10K

ND

S331N

TR

2K0

10K

ND

S331N

TR

2K0

10K

ND

S331N

TR

10K

ND

S331N

TR

2K0

2K0

ST

D P

OW

ER

LA

B S

OC

KE

T 4

MM

BLA

CK

ST

D P

OW

ER

LA

B S

OC

KE

T 4

MM

RE

D

36V

100K

14K7

100K

8k45100K

10n

1SMA5928BT3G_13V

100

100K

000

2.2u

80K6

330p

49K910M

47u47u

47u47u

100K

100n

1.5

u

3.3p

365K

100K

000

2.2u

100K100K

100n

000

2.2u

80K6

330p

147K10M

100u

100u

100u

330u

330u

147K

1u

100K

100n

80K6

330p

80K610M

3.3p

365K

1u

47u47u

47u47u

22u22u

22u22u

22u

22u

22u

22u

header

4w

ay

VC

C5V

0

VC

C12V

0

VC

C12V

0

VC

C12V

0_IN

VC

C12V

0

VC

C12V

0V

CC

1V

2V

DD

IOF

VC

C12V0

VC

C12V

0

VC

C5V

0_L

VC

C12V

0

VC

C3V

3_L

VC

C1V

2_L

VC

C5V

0

VC

C3V

3

VC

C3V

3

VC

C1V

2

VC

C1V

2V

DD

IOF

VC

C12V

0

VC

C12V

0_F

ET

VC

C_IN

NP

110N

04P

UK

-E1-A

Y

MA

X16127T

C

12.0

V

12.0

V

KLD

-SM

T2-0

202-A

1.2

V

BLU

EB

LU

E

5.0

V

BLU

EB

LU

EB

LU

E

3.3

V/O

R 5

V12.0

V

12.0

V

12.0

V5.0

V

BLU

E

2 310

BLU

EB

LU

E

ISL85012F

RZ

12.0

V1.2

V

12.0

V

BLU

E

ISL85012F

RZ

12.0

V

3.3

V

12.0

V

ISL85012F

RZ

5.0

V

3.3

V

3.3

V

1.2

V

1.2

V3.3

V/O

R 5

V5.0

V

12.0

VN

P110N

04P

UK

-E1-A

Y12.0

V

VC

C12V

0

ND

S331N

TR

VC

C3V

3

01.1

0.2

018

Ele

ctro

nic

s E

uro

pe G

mbH

RH

850-X

2X

-MB

-T1-V

1

D016347_04_V

02

1.0

0

W.R

ause

r

CR

-1 : @

RH

850_X

2X

_M

B_T

1_V

1_LIB

.RH

850_X

2X

_M

B_T

1_V

1(S

CH

_1):

PA

GE

1

PA

GE

1 O

F 12

100n

VC

C12V

0

SW

1

CN

97

R16

R35

R33

TR

39

R15

R1

TR

1

R2

TR

2

R3

TR

3

R39

R40

C28

C31C29

C10

R56

R55

R23

SW

43

R27

TR

7

R41

R36

TR

8

R42

R37

TR

9R

48

TR

10

R43

R45

CN

7

CN

5

C1

D1

R5

R6

R4

R8R7

C2

D2

R9

R14

R17R19R21

C12

R25

C16

R28R31

C20C22

C23C25

R13

C14

L1

C18R30

R47

R50R52R54

C34

R46R44

C36

R49R51R53

C33

R58

C38

R60R64

C41

C44

C46

C47

C48

R63

L4

R38

C35

R57

C37

R59R62

C39R61

L3

C40C42

C43C45

C8C6

C27C30

C32

C3

C4

C5

TP

50

TP

51

TP

49

TP

48

CN

9

LE

D9

TR

4

IC1

LE

D1

IC4

IC5

LE

D8

IC2

LE

D7

LE

D6

LE

D3

LE

D2

CN

8

LE

D4

TR

5

LE

D28

11B

4<

10E

1<

12D

3<>

12D

1<>

10C

1<>

DIG

IO<0..15>

IC1_O

UT

IC1_G

ate

8

3

1

2

3

1

2

3

1

2

3

1

2

1 2 3 4567

3

1

2

3

1

2

3

1

2

3

1

2

1 21 2

1 2 3 4

7

11

10

8

13

10

15

5

19 4 2

7

3

14

6

15

5

198

4 2

7

3

10

14

11

6

15

5

198

4 2

7

3

10

14

11

6

2

421

59

3

12

6

11

8 13

4

11

1

1

12

34

56

12

3

1

342

1

342

D S

G

D S

G

VIN

EN

CO

MP

FB

PV

INP

HA

SE

GN

D

BO

OT

VD

D

PG

FR

EQ

MO

DE

SY

NC

DN

C[2

..1]

D S

G

D S

G

4321

D S

G

VIN

EN

CO

MP

FB

PV

INP

HA

SE

GN

D

BO

OT

VD

D

PG

FR

EQ

MO

DE

SY

NC

DN

C[2

..1]

CN

TR

CN

TR

SW

ITC

HO

UT

ER

++

VIN

EN

CO

MP

FB

PV

INP

HA

SE

GN

D

BO

OT

VD

D

PG

FR

EQ

MO

DE

SY

NC

DN

C[2

..1]

D S

G

D S

G

642

DLT

D

S

G

DLT

D

S

G

D S

G

EX

P

IN

GATE

SRC

OU

T

FLA

G# IC

GN

D

OV

SE

TU

VS

ET

NC

TE

RM

SH

DN

#

IN

Th

ese

in

tan

gib

le g

oo

ds a

re n

ot

su

bje

ct

to A

nn

ex I

of

co

mm

on

Du

al-

Use

lis

t (4

28

/20

09

) in

its

cu

rre

nt

ve

rsio

n.

Siz

eD

ocu

me

nt

Nu

mb

er

A2

Title

Da

te:

98

76

54

32

1

98

76

54

32

1

A B C D E F

A B C D E F

CO

MM

EN

TR

EV

1.0

0R

ele

as

e

DR

AW

N B

YD

AT

E

531



7.2 Page 2

SE

NT IN

TE

RFA

CE

SE

NT*0

*

LIN

IN

TE

RFA

CE

S

LIN

0

UA

RT

0

LIN

*2*

LIN

*3*

UA

RT*0

*

UA

RT IN

TE

RFA

CE

S

LIN

*0*

US

B M

ICR

O A

B

UA

RT*1

*

LIN

*1*

SE

NT*1

*

Mon O

ct01

14:1

0:3

4201

8P

AG

E2 O

F12

CR

-2 :

@R

H850_X

2X

_M

B_T

1_V

1_LIB

.RH

850_X

2X

_M

B_T

1_V

1(S

CH

_1):

PA

GE

2

1.0

0

D016347_04_V

02

RH

850-

X2X

-MB

-T1-V

1

Ele

ctr

on

ics

Euro

pe

Gm

bH

header

4w

ay

header

4w

ay

header

4w

ay

header

4w

ay

header

4w

ay

header

10w

ay

shro

uded

header

10w

ay

shro

uded

ND

S331N

TR

header

8w

ay

header

8w

ay

ND

S331N

TR

header

8w

ay

ND

S331N

TR

ND

S331N

TR

header

8w

ay

0

DO

NO

T F

IT

0

DO

NO

T F

IT

SM

D-T

ES

TP

OIN

T

SM

D-T

ES

TP

OIN

T

SM

D-T

ES

TP

OIN

T

SM

D-T

ES

TP

OIN

T

1n

100n

1K0

1N

4148W

-V

1K0100n

1N

4148W

-V

1n

1n

100n

1K0

1N

4148W

-V

100n

1K0

1N

4148W

-V

1n

MA

X3222

100n

100n

100n

100n

100n

TJA

1021T

TJA

1021T

TJA

1021T

TJA

1021T

DO

NO

T F

IT

0

0

DO

NO

T F

IT

header

10w

ay

shro

uded

header

10w

ay

shro

uded

header

4w

ay

100n

100n

4.7

u

Test

poin

t_rd

120ohm

@100M

Hz

330

330

ft232rl

1K

0

1n

header

6w

ay

header

10w

ay

shro

uded

2.2

n

2.2

n

header

10w

ay

shro

uded

header

4w

ay

header

4w

ay

VC

C5V

0

VD

D5V

0_

SE

NT

_1

VD

D5V

0_

SE

NT

_0

VC

C5V

0

VD

DIO

F

VD

DIO

F_L

IN_0

VD

DIO

F

VD

DIO

F

VC

C12

V0

VC

C12

V0

VD

DIO

FVD

DIO

FV

CC

12

V0

VD

DIO

F_L

IN_2

VD

DIO

F_L

IN_3

VD

DIO

F_L

IN_1

VB

AT

_L

IN_1

VD

DIO

F_U

AR

TV

BA

T_L

IN_0

VB

AT

_L

IN_3

VD

DIO

FV

CC

5V

0V

DD

_U

AR

T_IO

DE

BU

G_V

BU

S

DE

BU

G_U

SB

_V

BU

S

VC

C3V

3

GN

D_U

SB

VC

C12

V0

VB

AT

_L

IN_2

5.0

V

header

3w

ay

header

3w

ay

5.3

V5.3

V

3.3

V/O

R5V

3.3

V/O

R5V

3.3

V/O

R5V

12.0

V

12.0

V

12.0

V3.3

V/O

R5V

10K

3.3

V/O

R5

V12.0

V

10K10K

10K

10K10K

10K10K

10K

10K 10K

10K

3.3

V/O

R5V

5.0

V3.3

V/O

R5V

5.0

V

5.0

V

3.3

V

red

red

0 1

62910515092

1

5.3

V

PD

TC

123JT

DIP-SWITCH-3POL-SMD

560

560

10K

22K

DIP-SWITCH-3POL-SMD

5.0

V5.0

V

PD

TC

123JT

22K

5.0

V

JP3

JP4

JP1JP

2

JP10

CN

14 C

N25

TR

13

CN

10

CN

12

TR

14

CN

13

TR

11

TR

12

CN

11

R77

R81

TP

3TP

4

TP

1TP

2

C54

C51

R85

D5

R86

C52

D6

C56

C53

C49

R83

D3

C50

R84D

4

C55

JP14

IC10

C65

C66

C58

C59

C60

IC6 IC

8IC9

IC7

JP9

R82

R78

CN

30

CN

20

JP13 C64

C61

C62

TP

5

L5

R92

R91

IC11

R88

C57

CN

94

CN

15

C63

C7

JP40

CN

100

JP12

JP11

JP16

CN

101

CN

99

TR

15

D9

R18

TR

40

SW5SW6

R74R66

R70

R73R65

R69

R76

R75

R72

R68R67

R71

R87

LE

D11

LE

D10

D8

CN

6

D7

R89

R90

R20

2B

9<

12B

5<

12B

5>

12B

4<

12B

4>

12B

3<

12B

1<

12B

1>

12B

1<

12B

1>

2B

9>

2A

4<

2A

4>

12B

1>

9E

4<

12B

3>

12B

3<

12B

3>

12B

1<

12C

3>

12C

1>

12B

3<

12C6<>

12C

7<>

SE

NT

_R

X_0

NC

NC

NC

CB

US

<4..0>

NC

NC

NC

NC

NC

NC

SE

NT

_R

X_1

US

BD

MU

SB

DP

NC

LIN

0_B

AT

R1IN

LIN

3R

XLIN

3T

XLIN

_3T

X

LIN

2R

XLIN

2T

XLIN

2_T

X

LIN

1R

XLIN

1_R

XLIN

1_T

X

LIN

0R

XLIN

0T

XLIN

0_T

XLIN

0_R

X

UA

RT

0R

XU

AR

T0T

X

NC

NC

NC

NC

NC

LIN

2_B

AT

NC

NC

NC

LIN

_3R

X

LIN

2_R

X

T1O

UT

LIN

1

T1O

UT

LIN

3LIN

2

NC

NC

NC

NC

NC

LIN

3_B

AT

NC

NC

R1IN

NC

NC

NC

UA

RT

1_T

XD

NC

UA

RT

1_R

XD

NC

NC

NC

NC

RE

SE

TU

AR

T1T

XU

AR

T1R

X

LIN

1_B

AT

LIN

1T

X

NC

SE

NT

0R

X

SE

NT

1S

PC

O

SE

NT

0S

PC

O

SE

NT

1R

X

RESET_j

LIN

0

NC

NC

NC

NC

DIG

IO_16

DIG

IO_17

321

321

43

21

21

7 943 5 861

102

1

23

7 943 5 861

102

12

34

12

34

41

23

12

34

12

34

1

1082 3 4 5 6 7 9

1 52 3 4 6 7 8 910

3

1

2

12

34

56

78

12

34

56

78

3

1

2

12

34

56

78

3

1

23

1

2

21 3

45

67

8

1

1

1

1

12

42 65

1

18

16

15

910

20

13

17

12

8

19

73

578

62 31

4

7 58

62 31

4

7 58

62 31

4

578

62 31

4

1 2 3

1 2 3 4 5 6 7 8 910

6

1098754321

12

34

1

420

15

16

1

26

5 619

28

10

17

9

25

211

327

12

34

56

41

23

12

654 3

21

654 3

21

2 3 541

3

1

2

43

21

321

321

BI

BI

43

21

OU

TIN

21

7 943 5 861 10

2

B

EC

7 943 5 861 10

2

65

43

21

87

65

43

21

87

65

43

21

87

65

43

21

7 943 5 861 10

27 943 5 861 10

2

7 943 5 861 10

2

7 943 5 861 10

2

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

87

65

43

21

43

21

IN OU

T

43

21

IN OU

T

D S

G

D S

G

43

21

IN OU

T

43

21

IN OU

T

43

21

21

B

EC

IN OU

T

43

21

OU

TININ

321

OU

T

IN

SHIELD[5..0]

GN

D

DP

DM

VB

US ID

NC

[2..1]

GND[3..1]

CB

US

[4..0]

OS

CO

OS

CI

TE

ST

AGND

VCC

RE

SE

T_Z

3V3OUT

US

BD

MU

SB

DP

CT

S_Z

DC

D_Z

DS

R_Z

RI_

Z

RX

D

VCCIO

RT

S_Z

DT

R_Z

TX

D

IN

OU

T

OU

TIN

21

NC[1..0]

SH

DN

EN

T2O

UT

_R

S232

VP

LU

S

VCC

R2O

UT

_T

TL

R1O

UT

_T

TL

T2IN

_T

TL

T1O

UT

_R

S232

T1IN

_T

TL

C2P

LU

S

C1M

INU

SC

1P

LU

S

R1IN

_R

S232

R2IN

_R

S232

GND

C2M

INU

SV

MIN

US

Th

ese

inta

ngib

leg

oo

dsa

ren

ot

su

bje

ct

toA

nn

ex I

of

co

mm

on

Du

al-

Use

list

(42

8/2

00

9)in

its

cu

rre

nt

ve

rsio

n.

Siz

eD

oc

um

en

tN

um

be

r

A2

Tit

le

Da

te:

98

76

54

32

1

98

76

54

32

1

A B C D E F

A B C D E F



7.3 Page 3

LIN

*4*

LIN

*5*

LIN

*6*

LIN

*7*

LIN

*8*

LIN

*10*

LIN

IN

TE

RFA

CE

S

LIN

*11*

LIN

*9*

Mon

Oct

01

14:

10:

36

201

8P

AG

E3

OF

12

CR

-3 :

@R

H850_X

2X_M

B_T

1_V

1_LI

B.R

H850_X

2X_M

B_T

1_V

1(S

CH

_1)

:PAG

E3

1.00

D016347_04_

V02

RH

850-X

2X

-MB

-T1-V

1

Ele

ctro

nic

sE

uro

pe G

mbH

header

4way

header

4way

header

4way

ND

S331N

TR

ND

S331N

TR

header

8way

ND

S331N

TR

header

8way

header

8way

ND

S331N

TR

header

8way

ND

S331N

TR

1n

1N4148W

-V

1K0

100n

1N4148W

-V

1K0

100n

1n

SM

D-T

ESTP

OIN

T

SM

D-T

ESTP

OIN

T

1N4148W

-V

1K0

1n

100n

1K0

1N4148W

-V

100n

1n

SM

D-T

ESTP

OIN

T

SM

D-T

ESTP

OIN

T

1n

1N4148W

-V1K0

100n

1N4148W

-V

1K0

100n

1n

SM

D-T

ESTP

OIN

T

SM

D-T

ESTP

OIN

T

SM

D-T

ESTP

OIN

T

SM

D-T

ESTP

OIN

T

1n

100n

1K0

1N4148W

-V

100n

1K0

1N4148W

-V

1n

TJA

1021T

TJA

1021T

ND

S331N

TR

TJA

1021T

TJA

1021T

TJA

1021T

TJA

1021T

TJA

1021T

TJA

1021T

header

10w

aysh

rouded

0

DO

NO

TFIT

DO

NO

TFIT

0

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

0

DO

NO

TFIT

0

DO

NO

TFIT

header

10w

aysh

rouded

DO

NO

TFIT

0

0

DO

NO

TFIT

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

DO

NO

TFIT

0 0

DO

NO

TFIT

header

8way

header

8way h

eader

8way

header

8wayN

DS

331N

TR

ND

S331N

TR

header

4way

header

4way

header

4way

header

4way

header

4way

VD

DIO

F_LIN

_9

VB

AT

_LIN

_9

VC

C12V

0

VC

C12V

0V

DD

IOF

VC

C12V

0V

DD

IOF

VD

DIO

F

VD

DIO

FV

CC

12V

0

VD

DIO

F_LIN

_8

VD

DIO

F_LIN

_7

VD

DIO

F_LIN

_6

VB

AT

_LIN

_6

VB

AT

_LIN

_10

VB

AT

_LIN

_11

VB

AT

_LIN

_5

VB

AT

_LIN

_7

VB

AT

_LIN

_4

VB

AT

_LIN

_8

VD

DIO

F_LIN

_4

VD

DIO

F_LIN

_11

VD

DIO

F_LIN

_10

VC

C12V

0V

DD

IOF

VD

DIO

F_LIN

_5

VC

C12V

0V

DD

IOF

VC

C12V

0V

DD

IOF

VC

C12V

0V

DD

IOF

12.

0V

3.3V

/OR

5V

12.

0V

3.3V

/OR

5V

12.

0V

3.3V

/OR

5V

3.3V

/OR

5V12.

0V

10K

10K10K

10K

10K

10K

10K

10K

10K10K10K

10K

10K

10K

DIP-SWITCH-3POL-SMD

10K10K

10K10K

DIP-SWITCH-3POL-SMD

DIP-SWITCH-3POL-SMD

DIP-SWITCH-3POL-SMD

10K

10K

10K10K

10K10K

12.

0V3.

3V/O

R5V

12.

0V3.

3V/O

R5V

12.

0V3.

3V/O

R5V

12.

0V3.

3V/O

R5V

JP27

JP28

JP25

TR

20TR

21

CN

27

TR

18

CN

23CN

24

TR

19

CN

21TR

17

C73

D11

R112

C68

D10

R111

C67

C70

TP

7

TP

6

D15

R134

C81

C76

R133

D14

C75

C77

TP

11

TP

10

C74

D13

R114

C71

D12

R113

C69

C72

TP

9

TP

8

TP

12

TP

13

C80

C78

R135

D16

C79

R136D17

C82

IC16IC

17

TR

16

IC12

IC14

IC13

IC15

IC19

IC18

CN

64

R109 R79

CN

66

CN

35 CN

65

R110

R80

CN

68

R130

R105

CN

67

CN

69

CN

70

R132

R106

CN

22

CN

26

CN

29

CN

28

TR

23

TR

22

JP18 JP

17

JP20

JP19

JP26

R121

R117

R122

R118 R125R126

SW21

SW20

R101

R98

R97

R120

R116 R123

R115

R93

SW15

R104

R96

SW13

R102

R94

R103

R100

R99

R95

R119

R124

12B

5>12B

5<

12B

4<12B

4>

12B

5<12B

5>

12B

4>12B

4<

12B

5>12B

5<

12B

4>12B

4<

12B

5<12B

5>

12B

4>12B

4<

LIN

11T

XLI

N11R

XLI

N11_T

X

LIN

10_T

XLI

N10R

XLI

N10T

X

LIN

9RX

LIN

9TX

LIN

9_T

XLI

N9_R

X

LIN

6_R

X

LIN

_5R

X

LIN

4_R

X

LIN

4

LIN

5

LIN

8

LIN

9

LIN

6

LIN

7

LIN

10

NC

NC N

CN

C

NC

NC

NC

NC

NC

NC

NC

NC

LIN

5_B

AT

NC

NC

NC

NC

NC

LIN

6_B

AT

LIN

7_B

AT

NC

NC

NC

NC

NC

LIN

4_B

AT

NC

NC

NC

NC

NC

LIN

8_B

AT

NC

NC

NC

NC

NC

LIN

9_B

AT

NC

NC

NC

NC

NC

LIN

11

LIN

10_B

AT

LIN

11_B

AT

LIN

8_R

X

LIN

10_R

X

LIN

11_R

X

NC

NC

NC

LIN

4TX

LIN

4RX

LIN

4_T

X

LIN

_5T

XLI

N5T

XLI

N5R

X LIN

6TX

LIN

6RX

LIN

6_T

X

LIN

7_R

XLI

N7R

XLI

N7T

XLI

N7_T

X

LIN

8_T

XLI

N8T

XLI

N8R

X

12

34

12

34

12

34

3

1

23

1

2

12

34

56

78

3

1

2

12

34

56

78

12

34

56

78

3

1

21

23

45

67

8

3

1

2

1

1

1

1

1

1

1

1

7 58

62 31

4

7 58

62 31

4

3

1

2

7 58

62 31

4

7 58

62 31

4

7 58

62 31

4

7 58

62 31

47 5

8

62 31

4

7 58

62 31

4

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

12

34

56

78

12

34

56

78

12

34

56

78

12

34

56

78

3

1

23

1

2

12

34

12

34

12

34

12

34

12

34

654 3

21

654 3

21

654 3

21

654 3

21

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

87

65

43

21

87

65

43

21

D S

G

87

65

43

21

87

65

43

21

87

65

43

21

87

65

43

218

76

54

32

1

87

65

43

21

7 943 5 861 102

7 943 5 861 102

7 943 5 861 102

7 943 5 861 102

7 943 5 861 102

7 943 5 861 102

7 943 5 861 102 7 943 5 861 102

43

21

OU

TIN

43

21

OU

TIN

43

21

D S

G

D S

G

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

DGN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

IN

IN

IN

IN

IN

IN4

32

1

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

43

21

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

43

21

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

43

21

43

21

Th

ese

inta

ng

ible

go

od

sa

ren

ot

su

bje

ct

toA

nn

ex I

of

co

mm

on

Du

al-

Use

list

(42

8/2

00

9)

inits

cu

rre

nt

ve

rsio

n.

Siz

eD

ocu

me

nt

Nu

mb

er

A2

Title

Da

te:

98

76

54

32

1

98

76

54

32

1

A B C D E F

A B C D E F



7.4 Page 4

LIN

*19*

LIN

*18*

LIN

*14*

LIN

*16*

LIN

*17*

LIN

*15*

LIN

*13*

LIN

*12*

LIN

IN

TE

RFA

CE

S

Mon

Oct

01

14:

10:

39

201

8P

AG

E4

OF

12

CR

-4 :

@R

H850_X

2X_M

B_T

1_V

1_LI

B.R

H850_X

2X_M

B_T

1_V

1(S

CH

_1)

:PAG

E4

1.00

D016347_04_

V02

RH

850-X

2X

-MB

-T1-V

1

Ele

ctro

nic

sE

uro

pe G

mbH

header

4way

header

4way

header

4way

header

4way

header

4way

header

4way

0

DO

NO

TFIT

0

DO

NO

TFIT

header

10w

aysh

rouded

header

10w

aysh

rouded

ND

S331N

TR

ND

S331N

TR

ND

S331N

TR

header

8way

header

8way

header

8way

header

8way

header

8way

header

8way

header

8way

header

8way

DO

NO

TFIT

0

DO

NO

TFIT

0

DO

NO

TFIT

00

DO

NO

TFIT

header

10w

aysh

rouded

header

10w

aysh

rouded

0

DO

NO

TFIT

0

DO

NO

TFIT

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

ND

S331N

TR

SM

D-T

ESTP

OIN

T

SM

D-T

ESTP

OIN

T

ND

S331N

TR

SM

D-T

ESTP

OIN

T

TJA

1021T

SM

D-T

ESTP

OIN

T

TJA

1021T

1n

100n

1K0

1N4148W

-V

TJA

1021T

100n

1K01N

4148W

-V

1n

100n

1n

1K0

TJA

1021T

1N4148W

-V

100n

1K0

1N4148W

-V

1n

ND

S331N

TR

SM

D-T

ESTP

OIN

T

TJA

1021T

SM

D-T

ESTP

OIN

T

TJA

1021T

1n

100n

1N4148W

-V

1K0

100n

1n

1K0

1N4148W

-V

ND

S331N

TR

SM

D-T

ESTP

OIN

T

TJA

1021T

100n

SM

D-T

ESTP

OIN

T

TJA

1021T

1n

1K0

1N4148W

-V

1n

100n

1N4148W

-V

1K0

ND

S331N

TR

header

4way

header

4way

VD

DIO

FV

CC

12V

0

VD

DIO

F_LIN

_17

VC

C12V

0

VD

DIO

FV

CC

12V

0

VD

DIO

FV

CC

12V

0

VD

DIO

FV

CC

12V

0

VD

DIO

F_LIN

_14

VD

DIO

F_LIN

_13

VD

DIO

F_LIN

_12

VD

DIO

F_LIN

_16

VD

DIO

F_LIN

_18

VD

DIO

F_LIN

_19

VB

AT

_LIN

_14

VB

AT

_LIN

_16

VB

AT

_LIN

_15

VB

AT

_LIN

_13

VB

AT

_LIN

_19

VB

AT

_LIN

_18

VB

AT

_LIN

_17

VB

AT

_LIN

_12

VC

C12V

0V

DD

IOF

VC

C12V

0V

DD

IOF

VC

C12V

0V

DD

IOF

VD

DIO

FV

DD

IOF

_LIN

_15

3.3V

/OR

5V

12.

0V

12.

0V

3.3V

/OR

5V

12.

0V

3.3V

/OR

5V

12.

0V

3.3V

/OR

5V

12.

0V

10K

10K

10K10K

10K

10K

10K10K

10K10K

10K

10K10K

10K

DIP-SWITCH-3POL-SMD

DIP-SWITCH-3POL-SMDDIP-SWITCH-3POL-SMD

10K

10K

10K

10K10K

10K

10K10K

10K

10K

DIP-SWITCH-3POL-SMD

12.

0V3.

3V/O

R5V

12.

0V3.

3V/O

R5V

12.

0V3.

3V/O

R5V

3.3V

/OR

5V

JP41

JP42

JP35JP

36

JP33JP

34

R129

R176

CN

77

CN

75

TR

27

TR

25

TR

31

CN

38

CN

36CN

37 CN

39

CN

33CN

34

CN

31CN

32

R127

R175

R108

R154

CN

72

CN

71

R107

R153

CN

74

CN

73C

N76 CN

78

TR

26

TP

16TP

17

TR

24

TP

14

IC20

TP

15

IC22

C88

C85

R157

D20

IC23

C86

R158D21

C90

C83

C87

R155

IC21

D18

C84

R156D19

C89

TR

30

TP

20

IC26

TP

21

IC27

C96

C93

D24

R179

C94

C98

R180D25

TR

28

TP

18

IC24

C91

TP

19

IC25

C95

R177

D22

C97

C92

D23

R178

TR

29

JP44

JP43

R128

SW33

R167

R163

R170

R166

SW27

R162

R142

R145 R140

R169

SW26

R161

R141

R147

R144

R143

R138

SW32

R168

R164

R165

R137

R148

R139

R160

R146

12C

5<12C

5>12C

4<12C

4>

12C

5>12C

5<12C

4>12C

4<

12B

5<12B

5>

12B

4>12B

4<

12C

4>12C

4<

12C

5>12C

5<

LIN

17R

XLI

N17T

XLI

N17_T

X

LIN

16R

XLI

N16T

XLI

N16_T

X

LIN

15T

XLI

N15R

XLI

N_15T

X

LIN

14T

XLI

N14R

XLI

N14_T

X

LIN

13R

XLI

N13T

XLI

N13_T

X

LIN

12T

XLI

N12R

XLI

N12_T

X

LIN

19

LIN

19_B

AT

LIN

18

NC

NC

NC

NC

NC

LIN

18_B

AT

NC

NC

NC

NC

NC

LIN

13_R

X

LIN

19_R

X

LIN

17_R

X

LIN

18_R

X

LIN

16_R

X

LIN

_15R

X

LIN

14_R

X

LIN

12_R

X

LIN

17_B

AT

LIN

16_B

AT

LIN

15_B

AT

NC

NC

NC

NC

NC

LIN

14_B

AT

NC

NC

NC

NC

NC

LIN

13_B

AT

LIN

12_B

AT

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC N

CN

C

NC

NC

NC

LIN

17

LIN

16

LIN

15LIN

14

LIN

13

LIN

12

LIN

18_T

XLI

N18T

XLI

N18R

X

LIN

19_T

XLI

N19T

XLI

N19R

X

12

34

12

34

12

34

12

34

12

34

12

34

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

3

1

2

3

1

2

3

1

2

12

34

56

78

12

34

56

78

12

34

56

78

12

34

56

78

12

34

56

78

12

34

56

78

12

34

56

78

12

34

56

78

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

3

1

2

1

1

3

1

2

17 5

8

62 31

4

1

7 58

62 31

4

7 58

62 31

4

7 58

62 31

4

3

1

2

17 5

8

62 31

4

17 5

8

62 31

4

3

1

2

17 5

8

62 31

4

17 5

8

62 31

4

3

1

2

12

34

12

34

654 3

21

654 3

21

654 3

21

654 3

21

43

21

43

21

OU

TIN

43

21

IN OU

T

OU

T

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

IN

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

43

21

OU

TIN

43

21

43

21

IN

87

65

43

21

87

65

43

21

OU

T

87

65

43

21

87

65

43

21

87

65

43

21

87

65

43

21

87

65

43

21

87

65

43

21

7 943 5 861 102

7 943 5 861 102

7 943 5 861 102

D S

G

7 943 5 861 102

7 943 5 861 102

7 943 5 861 102

7 943 5 861 102 7 943 5 861 102

IN

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

43

21

D S

G

IN OU

T

43

21

OU

TIN

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

OU

T

Th

ese

inta

ng

ible

go

od

sa

ren

ot

su

bje

ct

toA

nn

ex I

of

co

mm

on

Du

al-

Use

list

(42

8/2

00

9)

inits

cu

rre

nt

ve

rsio

n.

Siz

eD

ocu

me

nt

Nu

mb

er

A2

Title

Da

te:

98

76

54

32

1

98

76

54

32

1

A B C D E F

A B C D E F



7.5 Page 5

LIN

IN

TE

RFA

CE

S

LIN

*21*

LIN

*22*

LIN

*20*

LIN

*23*

Mon

Oct

01

14:

10:

41

201

8P

AG

E5

OF

12

CR

-5 :

@R

H850_X

2X_M

B_T

1_V

1_LI

B.R

H850_X

2X_M

B_T

1_V

1(S

CH

_1)

:PAG

E5

1.00

D016347_04_

V02

RH

850-X

2X

-MB

-T1-V

1

Ele

ctro

nic

sE

uro

pe G

mbH

header

4way

header

4way

header

4way

header

4way

0

DO

NO

TFIT

0

DO

NO

TFIT

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

DO

NO

TFIT

00

DO

NO

TFIT

1n

1N4148W

-V

1K0

1N4148W

-V

1K0

1N4148W

-V

1n

1K0

1N4148W

-V

1K0

1n

1n

100n

SM

D-T

ESTP

OIN

T

100n

SM

D-T

ESTP

OIN

T

100n

SM

D-T

ESTP

OIN

T

100n

SM

D-T

ESTP

OIN

T

TJA

1021T

TJA

1021T

TJA

1021T

ND

S331N

TR

ND

S331N

TR

TJA

1021T

header

8way

header

8way

header

8way

header

8way

ND

S331N

TR

ND

S331N

TR

VB

AT

_LIN

_21

VD

DIO

FV

CC

12V

0

VD

DIO

FV

CC

12V

0

VD

DIO

FV

CC

12V

0

VD

DIO

FV

CC

12V

0

VB

AT

_LIN

_23

VB

AT

_LIN

_20

VB

AT

_LIN

_22

VD

DIO

F_LIN

_20

VD

DIO

F_LIN

_21

VD

DIO

F_LIN

_22

VD

DIO

F_LIN

_23

10K10K

3.3V

/OR

5V

12.

0V

3.3V

/OR

5V

12.

0V

3.3V

/OR

5V

12.

0V

3.3V

/OR

5V

12.

0V

10K

DIP-SWITCH-3POL-SMDDIP-SWITCH-3POL-SMD

10K10K

10K

10K

10K10K10K

10K10K

JP51

JP52

JP49

JP50

R149

R198

CN

16CN

18CN

19

CN

17

R131

R197

C105

D27

R200

D26

R199

D29

C106

R202

D28

R201

C104

C103

C100

TP

23

C99

TP

22

C102

TP

25

C101

TP

24

IC30IC

31

IC29

TR

34

TR

32

IC28

CN

79

CN

40

CN

81

CN

80

TR

33 TR

35

SW38SW39

R190

R187

R189

R185

R182

R192

R188

R191

R184R183

R186

R181

12C

5<12C

5>

12C

4>12C

4<

12C

5>12C

5<

12C

4>12C

4<

LIN

23R

XLI

N23T

XLI

N_23T

X

LIN

22T

XLI

N22R

XLI

N22_T

X

LIN

21T

XLI

N21R

XLI

N21_T

X

LIN

20T

XLI

N20R

XLI

N20_T

X

NC

NC

LIN

23

LIN

22_B

AT

LIN

23_B

AT

NC

NC

NC

NCN

CN

C

NC

NC

LIN

21_B

AT

NC

NC

NC

NC

NC

LIN

20_B

AT

NC

NC

NC

NC

NC

LIN

21

LIN

20 LIN

22

LIN

20_R

X

LIN

21_R

X

LIN

_23R

X

LIN

22_R

X

12

34

12

34

12

34

12

34

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

1

1

1

17 5

8

62 31

4

7 58

62 31

4

7 58

62 31

4

3

1

23

1

27 5

8

62 31

4

12

34

56

78

12

34

56

78

12

34

56

78

12

34

56

78

3

1

23

1

2

654 3

21

654 3

21

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

OU

T

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

DD S

G

IN

43

21

IN OU

T

43

21

IN OU

T

43

21

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

GN

DB

AT

LIN

INH

TX

D

NW

AK

EN

SLP

RX

D

D S

G

OU

T

87

65

43

21

87

65

43

21

87

65

43

21

87

65

43

21

7 943 5 861 102

7 943 5 861 102

7 943 5 861 102

7 943 5 861 102

43

21

IN

Th

ese

inta

ng

ible

go

od

sa

ren

ot

su

bje

ct

toA

nn

ex I

of

co

mm

on

Du

al-

Use

list

(42

8/2

00

9)

inits

cu

rre

nt

ve

rsio

n.

Siz

eD

ocu

me

nt

Nu

mb

er

A2

Title

Da

te:

98

76

54

32

1

98

76

54

32

1

A B C D E F

A B C D E F



7.6 Page 6

CA

N2/3

CA

N6/7

CA

N4/5

CA

N0/1

CA

N IN

TE

RFA

CE

Mon

Oct

01

14:

10:

42

201

8P

AG

E6

OF

12

CR

-6 :

@R

H850_X

2X_M

B_T

1_V

1_LI

B.R

H850_X

2X_M

B_T

1_V

1(S

CH

_1)

:PAG

E6

1.00

D016347_04_

V02

RH

850-X

2X

-MB

-T1-V

1

Ele

ctro

nic

sE

uro

pe G

mbH

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

100n

100n

100n

100n

100n

100n

100n

100n

header

8way

header

8way

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

1K0

100n

100n

1K0

1K0 1K0

100n

100n

1K0 1K0

1K0 1K0

1K0 1K0

100n

100n

1K0 1K0

100n

1K0 1K0

100n

1K0 1K0

header

10w

aysh

rouded

header

10w

aysh

rouded

header

8way

header

8way

VD

DIO

F

VD

DIO

F

VC

C_C

AN

_5

VD

DIO

F

VD

DIO

F

VC

C_C

AN

_7V

CC

_C

AN

_6

VC

C_C

AN

_4

VC

C_C

AN

_3

VD

DIO

F

VD

DIO

F

VC

C_C

AN

_1

VC

C_C

AN

_2

VD

DIO

F

VD

DIO

F

VC

C_C

AN

_0

VC

C5V

0

VC

C5V

0

VC

C5V

0

VC

C5V

0

VC

C5V

0

VC

C5V

0

VC

C5V

0

VC

C5V

0

3.3V

/OR

5V

3.3V

/OR

5V

3.3V

/OR

5V

3.3V

/OR

5V

3.3V

/OR

5V

3.3V

/OR

5V

3.3V

/OR

5V

3.3V

/OR

5V

120

ATA

6561

5.0V

5.0V

5.0V

5.0V

5.0V

ATA

6561

120

120

ATA

6561

120

ATA

6561

120

ATA

6561

120

ATA

6561

120

ATA

6561

ATA

6561

5.0V

5.0V

120

5.0V

SW46

SW45

SW42

SW44

SW54

SW56

SW51

SW55

JP76

JP74

JP78

JP75

C117

C115

C118

C116

JP65

JP62

C108

C110

C107

C109

JP61

JP63

CN

45

CN

44

CN

84

JP22

JP7

CN

46

CN

83

JP21

JP6

CN

43

JP15

CN

52

JP5

CN

82R

206

JP58

JP67

JP64

C113

C111

R205

R203

JP57

R204

C114

JP66

C112

R209

R210

JP60

R207

JP59

R208

JP68

R217

JP80

R218

C121

JP77

C119

R215

R216

JP71

JP70

JP81

C122

R221

R222

JP73

JP79

C120

R219

R220

JP72

CN

49

JP8

JP23

CN

85

CN

41

CN

42

IC34

IC38

IC36

R224

R226

IC37

R211

R213

IC32

IC35

R212

R214

IC33

R223

R225

IC39

12C

5<

12C

4<

12C

5>

12C

4>

12B

5>12B

5<12B

4>12B

4<

12B

1<12B

1>12B

3<12B

3>

12B

4<12B

4>12B

5<12B

5>

CA

N6H

CA

N7_R

X

CA

N3_R

XC

AN

3_T

X

CA

N2_T

X

CA

N0_T

XC

AN

0_R

X

CA

N0H

CA

N4_R

XC

AN

4_T

XC

AN

5_R

X

CA

N7R

X

CA

N6R

X

CA

N7T

X

CA

N6T

X

CA

N7_T

X

CA

N6_T

XC

AN

6_R

X

CA

N5T

XC

AN

5RX

CA

N4T

XC

AN

4RX

CA

N5_T

X

NC

CA

N6L

NC

NC

NC

NC

NC

NC

CA

N2L

CA

N2H

NC

NC

NC

NC

NC

NC

CA

N5L

CA

N5H

CA

N4L

CA

N4H

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

CA

N0L

NC

NC

NC

NC

NC

NC

CA

N3H

CA

N1H

CA

N2H

CA

N2L

CA

N1L

NC

NC

NC

NC

NC

NC

CA

N3L

NC

NC

NC

NC

NC

NC

CA

N7H

CA

N7L

CA

N1_R

XC

AN

1_T

X

CA

N0R

XC

AN

0TX

CA

N1R

XC

AN

1TX

CA

N2R

XC

AN

2TX

CA

N3R

XC

AN

3TX

CA

N2_R

X

123

4

123

4

123

4

123

4

123

4

123

4

123

4

123

4

12

12

12

12

12

12

12

12

12

34

56

78

12

34

56

78

1 2 3 4 5 6 7 8 910

12

12

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

12

12

1 2 3 4 5 6 7 8 910

12

1 2 3 4 5 6 7 8 910

12

1 2 3 4 5 6 7 8 910

1 2 3

12

12

1 2 3

12

1 2 3

1 2 3

12

12

12

1 2 3

1 2 3

12

1 2 3

12

1 2 3

1 2 3 4 5 6 7 8 910

12

12

1 2 3 4 5 6 7 8 910

12

34

56

78

12

34

56

78

53

18 4

2

67

53

18 4

2

67

53

18 4

2

67

53

18 4

2

67

53

18 4

267

53

18 4

2

67

53

18 4

2

67

53

18 4

2

67

321

321

21

21

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

321

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

321

21

7 943 5 861 102

21

7 943 5 861 102

21

7 943 5 861 102

21

7 943 5 861 102

21

7 943 5 861 102

21

7 943 5 861 102

21

7 943 5 861 102

21

7 943 5 861 102

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

87

65

43

21

87

65

43

21

87

65

43

21

87

65

43

21

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

ININ

ININ

ININININ

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

321

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

321

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

321

321

Th

ese

inta

ng

ible

go

od

sa

ren

ot

su

bje

ct

toA

nn

ex I

of

co

mm

on

Du

al-

Use

list

(42

8/2

00

9)

inits

cu

rre

nt

ve

rsio

n.

Siz

eD

ocu

me

nt

Nu

mb

er

A2

Title

Da

te:

98

76

54

32

1

98

76

54

32

1

A B C D E F

A B C D E F



7.7 Page 7

CA

N IN

TE

RFA

CE C

AN

10/1

1C

AN

14/1

5

CA

N12/1

3C

AN

8/9

Mon

Oct

01

14:

10:

45

201

8P

AG

E7

OF

12

CR

-7 :

@R

H850_X

2X_M

B_T

1_V

1_LI

B.R

H850_X

2X_M

B_T

1_V

1(S

CH

_1)

:PAG

E7

1.00

D016347_04_

V02

RH

850-X

2X

-MB

-T1-V

1

Ele

ctro

nic

sE

uro

pe G

mbH

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

DIP-Switch-2pol-SMD

header

8way

header

8way

1K01K0

1K01K0

1K01K0

1K01K0

100n

100n

100n

100n

1K01K0

1K01K0

100n

100n

1K01K0

1K01K0

100n

100n

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

header

10w

aysh

rouded

header

8way

header

8way

100n 100n

100n

100n

100n

100n 100n

100n

header

10w

aysh

rouded

VC

C5V

0

VC

C5V

0

VC

C5V

0

VC

C5V

0

VC

C5V

0

VC

C_C

AN

_9

VD

DIO

F VC

C_C

AN

_11VC

C_C

AN

_10

VC

C_C

AN

_8

VD

DIO

F

VD

DIO

F

VD

DIO

F

VC

C_C

AN

_12

VC

C_C

AN

_14

VC

C_C

AN

_15

VD

DIO

F

VC

C_C

AN

_13

VD

DIO

F

VD

DIO

F

VD

DIO

F

VC

C5V

0

VC

C5V

0V

CC

5V

0

ATA

6561

120

3.3V

/OR

5V

120

5.0V

5.0V

5.0V

120

120

ATA

6561

ATA

6561

120

120

120

120

ATA

6561

5.0V

5.0V

5.0V

ATA

6561

5.0V

ATA

6561

ATA

6561

3.3V

/OR

5V

3.3V

/OR

5V

3.3V

/OR

5V

3.3V

/OR

5V

3.3V

/OR

5V

3.3V

/OR

5V

3.3V

/OR

5V

5.0V

ATA

6561

SW67

SW66

SW61

SW59

SW62

SW60

SW65

SW68

CN

51

CN

50

JP98

R244

R243

JP99

R246

R245

JP96

R240

R239

R242

JP97

R241

C136

JP105

C138

JP107

C135

JP103

C137

JP106

JP85

R232

R231

R234

JP86

R233

C128

JP92

C130

JP94

R228

JP83

R227

JP84

R230

R229

C127

JP90

C129

JP93

CN

91

JP37

CN

92

JP38

JP31

CN

89

CN

90

JP32

JP29

CN

87

CN

93

JP39

CN

86

JP24

CN

47 CN

48

C125 C126

C124

JP87

JP91

JP88

JP89

C123

C131

C133 C134

C132

JP101

JP104

JP100

JP102

JP30

CN

88

R247

R248

IC45

R235

IC42

IC46

R249

IC44

R250

IC43

R238

R236

IC41

IC40

IC47

R237

12C

4<

12C

5>

12C

4>12C

5<

12C

5<12C

5>

12C

4>

12C

5>

12C

4<12C

4>12C

5<

12C

4>12C

5<12C

5>

12C

4<

12C

4<

CA

N8H

CA

N15L

NC

CA

N14R

X

CA

N15T

X

CA

N14T

XC

AN

15R

XC

AN

14_T

X

CA

N13R

XC

AN

13T

X

CA

N12T

X

CA

N13L

CA

N11_T

X

CA

N10_R

X

CA

N10H

CA

N15H

CA

N14H

CA

N13H

CA

N11H

CA

N9L

CA

N9H C

AN

11L

CA

N8L

NC

NC

NC N

C

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

CA

N10L

NC

NC

NC

NC

NC

NC

CA

N8_T

X

CA

N9T

X

CA

N8R

XC

AN

8TX

CA

N9R

X

CA

N11_R

XC

AN

10T

XC

AN

11R

XC

AN

11T

X

CA

N10R

X

CA

N12L

CA

N12H

CA

N14L

CA

N10_T

X

NC

CA

N8_R

X

CA

N9_R

XC

AN

9_T

X

CA

N15_R

X

CA

N12R

X

CA

N13_T

XC

AN

13_R

XC

AN

12_T

XC

AN

12_R

X

CA

N15_T

X

CA

N14_R

X

NC

NC

NC

NC

NC

NC

NC

NC

NC

123

4

123

4

123

4

123

4

123

4

123

4

123

4

123

4

12

34

56

78

12

34

56

78 1 2 3

1 2 3

1 2 3

1 2 3

12

12

12

12

1 2 3

1 2 3

12

12

1 2 3

1 2 3

12

12

1 2 3 4 5 6 7 8 910

12

1 2 3 4 5 6 7 8 910

12

12

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

12

12

1 2 3 4 5 6 7 8 910

1 2 3 4 5 6 7 8 910

12

1 2 3 4 5 6 7 8 910

12

12

34

56

78

12

34

56

78

12

12

12

12

12

12

12

12

12

1 2 3 4 5 6 7 8 910

53

18 4

2

67

53

18 4

2

67

53

18 4

2

67

53

18 4

2

67

53

18 4

2

67

53

18 4

2

67

53

18 4

267

53

18 4

2

67

321

321

21

21

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

321

321

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

21

7 943 5 861 102

21

21

7 943 5 861 102

21

7 943 5 861 102

21

7 943 5 861 102

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

7 943 5 861 102

21

7 943 5 861 102

7 943 5 861 102

21

21

7 943 5 861 102

21

87

65

43

21

87

65

43

21

87

65

43

21

87

65

43

21

OU

T

OU

T

OU

T

OU

T

OU

T

OU

TO

UT

OU

T

ININ

ININ

ININ

ININ

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

321

21

VIO

STB

RX

DTX

DC

AN

L

CA

NH

GNDVCC

21

21

321

321

321

Th

ese

inta

ng

ible

go

od

sa

ren

ot

su

bje

ct

toA

nn

ex I

of

co

mm

on

Du

al-

Use

list

(42

8/2

00

9)

inits

cu

rre

nt

ve

rsio

n.

Siz

eD

ocu

me

nt

Nu

mb

er

A2

Title

Da

te:

98

76

54

32

1

98

76

54

32

1

A B C D E F

A B C D E F



7.8 Page 8

FLE

X*1

*

FLE

X*0

*

FLE

XR

AY

IN

TE

RFA

CE

Mon O

ct 0

1 1

4:1

0:4

7 2

01

8P

AG

E 8

OF

12

CR

-8 : @

RH

850_X

2X

_M

B_T

1_V

1_LIB

.RH

850_X

2X

_M

B_T

1_V

1(S

CH

_1):

PA

GE

8

1.0

0

D016347_04_V

02

RH

850-X

2X

-MB

-T1-V

1

Ele

ctro

nic

s E

uro

pe G

mbH

DIP-Switch-2pol-SMD

header

10w

ay

shro

uded

header

10w

ay

shro

uded

100n

DIP

-Sw

itch-6

pol-S

MD

AC

T45R

-101-2

P-T

L101

DIP-SWITCH-4POL-SMD

4.7

n

AC

T45R

-101-2

P-T

L101

4.7

n

10u

100n

10u

100n

100n

10u

100n

10u

100n

header

6w

ay

VC

C5V

0_f0

VD

DIO

F_F

LX

_0

VC

C5V

0_f1

VC

C5V

0

VD

DIO

F

VC

C5V

0_f1

VC

C5V

0_f0

VC

C12V

0_f1

VC

C12V

0_f0

VD

DIO

F_F

LX

_1

VC

C12V

0_f1

VC

C12V

0

VC

C12V

0_f0

VC

C12V

0V

CC

5V

0

VD

DIO

F_F

LX

_1

VD

DIO

F_F

LX

_0

VD

DIO

F_F

LX

_1

VD

DIO

F_F

LX

_0

VD

DIO

F

5.0

V12.0

V

51

51

51

51

4K7

5.0

V

5.0

V12.0

V

12.0

V

12.0

V5.0

V

TJA

1080A

TS

/2/T

4K7

5.0

V5.0

V

12.0

V12.0

V

4K7

4K7

4K7

4K7

4K7

4K7

4K7

TJA

1080A

TS

/2/T

3.3

V/O

R 5

V

4K7

4K7

4K7

3.3

V/O

R 5

V

SW69

CN

61

CN

54

C148

JP151

JP152

JP150

JP149

JP110

SW

48

FIL

1

SW50

TP

30

TP

31

TP

26

TP

27

JP114

C149

FIL

2

TP

32

TP

33

C150

TP

28

TP

29

JP117

JP113

C145

C147

C146

C144

C143

C142

C139

C141

C140

CN

53

CN

95

CN

96

CN

96

CN

96

CN

95

CN

95

R262

R260

R256

R261

R259

R255

R258

R254

R252

R257

R253

R263

IC48

R266

R265

IC49

R251

R264

12C

1>

12C

3>

12C

1<

12C

3>

12C

1>

12C

1<

NC

NC

BM

_1

BP

_1

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

ST

BN

_0

EN

_1

ST

BN

_1

EN

_0

FR

_R

XD

2

FR

_T

XD

1F

R_T

XE

Z1

FR

_R

XD

1F

R_T

XD

2F

R_T

XE

Z2

FLX

1T

XF

LX

1E

NF

LX

1R

X

FLX

0E

NF

LX

0T

X

FLX

0R

X

BP

_0

BM

_0

WA

KE

_1

WA

KE

_0

7 943 5 861

1027 943 5 861

102

123

4

12

12

12

12

1 2

1 2 3 4 5 678910

11

12

1 234

12345

678

1 1

1 1

12

1 234

1 1

1 1

12

1 2

1 2 3 4 5 6

C3

C2

C1

B3

B2

B1

A3

A2

A1

C3

C2

C1

B3

B2

B1

A3

A2

A1

15

4

19

20

14

65

10

11

912

71 2

16

13

318

17

8

15

4

19

20

14

65

10

11

912

71 2

16

13

318

17

8

VB

UF

VC

CB

PB

MG

ND

WA

KE

VB

AT

ER

RN

RX

EN

TR

XD

0T

RX

D1

ST

BN

BG

ER

XD

TX

EN

TX

DV

IOE

NIN

H1

INH

2

21

VB

UF

VC

CB

PB

MG

ND

WA

KE

VB

AT

ER

RN

RX

EN

TR

XD

0T

RX

D1

ST

BN

BG

ER

XD

TX

EN

TX

DV

IOE

NIN

H1

INH

2

21

21

+

21

+

7 943 5 861 10

27 943 5 861 10

2

C3

C2

C1

B3

B2

B1

A3

A2

A1

C3

C2

C1

B3

B2

B1

A3

A2

A1

2 1

2 1

2 1

2 1

654321

OU

T

OU

T

ININININ

Th

ese

in

tan

gib

le g

oo

ds a

re n

ot

su

bje

ct

to A

nn

ex I

of

co

mm

on

Du

al-

Use

lis

t (4

28

/20

09

) in

its

cu

rre

nt

ve

rsio

n.

Siz

eD

ocu

me

nt

Nu

mb

er

A2

Title

Da

te:

98

76

54

32

1

98

76

54

32

1

A B C D E F

A B C D E F



7.9 Page 9

eM

MC

/ S

FM

A in

terface

ETH

ER

NE

T IN

TE

RFA

CE

ETH

0

ETH

1

MC

LK

_O

UT

_O

MC

LK

_O

UT

_2

MC

LK

_O

UT

_1

MC

LK

_IN

Wed A

pr

03 1

0:2

6:2

7 2

01

9P

AG

E 9

OF

12

CR

-9 : @

RH

850_X

2X

_M

B_T

1_V

1_LIB

.RH

850_X

2X

_M

B_T

1_V

1(S

CH

_1):

PA

GE

9

1.0

0

D016347_04_V

02

RH

850-X

2X

-MB

-T1-V

1

Ele

ctro

nic

s E

uro

pe G

mbH

4

VC

C3V

33.3

V1.2

V

VC

C1V

2

0

0

1.2

V3.3

V

VC

C1V

2

DN

F

QS

H-0

30-0

1-L

-D-A

DN

F

VC

C3V

3

VC

C3V

33.3

V

567 13

ER

F8-0

10-0

5.0

-L-D

V-L

-TR

2 0

QS

H-0

30-0

1-L

-D-A

R271

CN

56

R267

CN

55

CN

98

12D

4<

12D

7<

12D

7<

12D

7>

12D

7>

12D

7<

12D

7<

12D

7>

12D

7>

12C

3<

9B

4>

12C

1<

9F

4<>

12D

3<>

12D

5<>

12C

1<

12D

5>

9C

5<

9D

5<

12D

5<

12D

5<

9C

8>

12D

4<

12D

4<

12D

4<

12D

4<

12D

4<

9C

8>

12D

4<

12D

5>

12D

4<

12D

4<

9D

8>

12D

5<

12D

5>

12D

5>

12D

5>

9D

8>

12D

5>

12B

3<

12C

3>

12C

3>

9B

4>

12C

3<

12C

3>

12B

1>

11B

4<

12C

1<

12C

1<

12C

3>

9B

1<

12C

3>

9B

4<

12C

1<

12C

1<

12C

1<

12B

1<

12C

3>

12C

1<

9B

4>

12C

1<

12D

5>

12D

5>

12D

4<

12B

3>

12B

3>

12C

1<

12B

1>

11B

4<

9F

2<>

12D

3<>

12D

5<>

12C

4>

12C

5>

12B

1>

2D

6<

12D

4<>

12D

5<>

12C

5<>

12D

4>

12D

5>

12C

4<>

12C

3>

12C

3>

12D

4<

9B

1<

12C

3<

12C

1<

ET

H1C

RS

DV

ET

H1_S

I_N

ET

H1_S

I_P

ET

H1_S

O_N

ET

H1_S

O_P

ET

H0_S

I_N

ET

H0_S

I_P

ET

H0_S

O_N

ET

H0_S

O_P

ET

H0C

OL

ET

H0R

XD

V

MM

CA

0D

AT

<7..0>

ET

H0R

XD

3

NC

NC

ET

H1T

XE

N

ET

H1T

XC

LK

ET

H1C

OL

ET

H1R

XD

V

ET

H1R

XC

LK

ET

H1R

XD

0E

TH

1R

XD

1

ET

H1R

XD

2

ET

H1R

XD

V

ET

H1M

DC

ET

H1M

DIO

ET

H1R

ES

ET

ET

H1T

XC

LK

ET

H1T

XD

0

ET

H1T

XD

1

ET

H1T

XD

3

ET

H1T

XE

N

INT

3

ET

H0T

XE

RE

TH

0M

DC

NC

NC

NC

ET

H0T

XC

LK

ET

H0T

XD

0

IIC

0S

DA

ET

H0M

DIO

ET

H0R

ES

ET

ET

H0T

XE

N

ET

H0T

XE

N

ET

H0R

XD

1E

TH

0R

XD

0

ET

H0R

XC

LK

INT

2

ET

H0T

XD

1

NC

NC

NC

NC

ET

H0R

XD

2

ET

H0R

XD

V

NC

NC

NC

NC

NC

NC

NC

ET

H1T

XE

R

GT

XC

LK

_1

ET

H1T

XD

2

NC

ET

H1R

XE

RIIC

1S

DA

IIC

1S

CL

ET

H0R

XE

RIIC

0S

CL

MM

CA

0D

AT

<7..0>

SF

MA

0C

LK

SF

MA

0S

SL

RE

SE

T

SF

MA

0IO

2S

FM

A0IO

3

SF

MA

0IO

1

MM

CA

0C

LK

MM

CA

0C

MD

SF

MA

0IO

0

ET

H0T

XD

3

ET

H0T

XD

2

GT

XC

LK

_0

NC

ET

H1R

XD

3

ET

H0T

XC

LK

ET

H0C

RS

DV

22

21

20

19

18

17

16

15

14

13

12

10

8642

1197531

29

2 45

67

89

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

30

31

32

33

34

35

37

38

40

41

43

45

46

47

48

49

51

52

54

55

57

58

59

60

61

63

12

34

56

78

910

11

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

51

53

54

55

56

57

58

59

60

61

62

63

64

42

44

12

1 3

36

53

39

62

64

56

50

52

50

IN

IN

IN

OU

T

INININININININININ

IN

OU

T

OU

T

OU

T

OU

TO

UT

OU

TO

UT

OU

T

OU

T

INININ

64

62

60

58

56

54

52

50

48

46

44

42

40

38

36

34

32

30

28

26

24

22

20

18

16

14

12

108642

63

61

59

57

55

53

51

49

47

45

43

41

39

37

35

33

31

29

27

25

23

21

19

17

15

13

11

97531

IN IN

ININO

UT

OU

T

ININO

UT

OU

T

OU

T

OU

T

BI

BI

OU

T

ININ

INININ

OU

T

BI

BI

BI

BI

22

21

20

19

18

17

16

15

14

13

12

108642

11

97531

OU

TO

UT

OU

T

OU

T

IN

OU

T

IN

OU

T

IN

OU

T

OU

TIN

INO

UT

OU

T

OU

T

IN IN

64

62

60

58

56

54

52

50

48

46

44

42

40

38

36

34

32

30

28

26

24

22

20

18

16

14

12

108642

63

61

59

57

55

53

51

49

47

45

43

41

39

37

35

33

31

29

27

25

23

21

19

17

15

13

11

97531

Th

ese

in

tan

gib

le g

oo

ds a

re n

ot

su

bje

ct

to A

nn

ex I

of

co

mm

on

Du

al-

Use

lis

t (4

28

/20

09

) in

its

cu

rre

nt

ve

rsio

n.

Siz

eD

ocu

me

nt

Nu

mb

er

A2

Title

Da

te:

98

76

54

32

1

98

76

54

32

1

A B C D E F

A B C D E F



7.10 Page 10

Enco

der

LE

D C

SI drive

r

Thu M

ay

09 1

4:3

5:3

3 2

01

9P

AG

E 1

0 O

F 12

CR

-10 : @

RH

850_X

2X

_M

B_T

1_V

1_LIB

.RH

850_X

2X

_M

B_T

1_V

1(S

CH

_1):

PA

GE

10

1.0

0

D016347_04_V

02

RH

850-X

2X

-MB

-T1-V

1

Ele

ctro

nic

s E

uro

pe G

mbH

header

3w

ay

DIP

-SW

ITC

H-3

PO

L-S

MD

PD

TC

123JT

47

PD

TC

123JT

1n

1n

header

3w

ay

BLU

E

DIP

-SW

ITC

H-3

PO

L-S

MD

DIP

-Sw

itch-6

pol-S

MD

10K

10K

10K

3.3

V/O

R 5

V

5.0

V

5.0

V

PE

L12T

_4225T

_S

1024

PD

TC

123JT

10K

10K

10K

10K

10K

39

39

47

10K

10K

BLU

EB

LU

EB

LU

EB

LU

E

BLU

E

BLU

E

BLU

EB

LU

E

BLU

EB

LU

EB

LU

E

BLU

EB

LU

EB

LU

EB

LU

E

0

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

47

100

10K

VD

DIO

F

VC

C5V

0

100n

10n

10n

1n

1n

VC

C5V

0

TLC

5925IP

WR

G4

header

5w

ay

DIP

-SW

ITC

H-3

PO

L-S

MD

CN

104

IC51

TR

36

R282

C164

SW

80

C162

SW

81

CN

103

R288

LE

D12

CN

102

SW

82

R273

R274

R275

R276

R277

TR

37

R280

R279

TR

38

R281

R285

R287

R286

R283

R284

LE

D14

LE

D16

LE

D18

LE

D20

LE

D22

LE

D24

LE

D26

R278

R272

LE

D27

LE

D25

LE

D23

LE

D21

LE

D19

LE

D17

LE

D15

LE

D13

IC52

JP154

JP155

JP156

C165

C167

C168

C166

C163

SW

83

12C

6<

12D

1<>

12D

1<>

12D

1<>

1B

5<

12D

3<>

1B

5<

12D

3<>

1B

5<

12D

3<>

1B

5<

12D

3<>

12D

1<>1

2C

6<

12C

7<

1B

5<

12D

3<>

12B

7>

12B

7>

12B

7<>

12D

1<>

12C

7<>

12C

6<>

12B

3<

PW

M_R

PW

M_G

PW

M_B

AN

ALO

G_R

AN

ALO

G_G

AN

ALO

G_B

CS

I0S

O

OU

T#<15..0>

DIG

IO<15>

NC

NC

CS

I0C

LK

DIG

IO<12>

DIG

IO<8>

CS

I0S

I

INT

3

DIG

IO<14>

AD

1_0

AD

1_1

AD

1_2

DIG

IO<13>

EN

C1

EN

C0

MIS

OM

OS

IM

CLK

BLN

KLA

T

SW

ITC

H_IN

PU

TE

NC

1_c

EN

C0_c

321

321

54321

22

56

2

464

3

1 5

53

2 3 1 2 35

1

3 2

1

1

3 2

1 2 3 4 5

8 6 7

12

11

9 7

432

2 1

2 1

2 1

3

1

4

23

2

24

21

6 421

1 6810

OU

TININININ

OU

T#[1

5..0]

OE

#

GND

R-EXT

SD

OLE

CLK

SD

I

VDD

BI

B

EC

B

EC

OU

TO

UT

OU

T

BI

BI

BI

B

EC

321

321

54321

2 1

2 1

2 1

GND[1..0]

8 76

54321

BI

BI

Th

ese

in

tan

gib

le g

oo

ds a

re n

ot

su

bje

ct

to A

nn

ex I

of

co

mm

on

Du

al-

Use

lis

t (4

28

/20

09

) in

its

cu

rre

nt

ve

rsio

n.

Siz

eD

ocu

me

nt

Nu

mb

er

A2

Title

Da

te:

98

76

54

32

1

98

76

54

32

1

A B C D E F

A B C D E F



7.11 Page 11

PU

SH

BU

TTO

N F

OR

IN

TE

RR

UP

T

AN

A0_0

PS

I5/P

SI5

S in

terface

A/D

ME

AS

UR

EM

EN

TS

SY

S0_0

SY

S0

DIG

0

DIG

0_2

DIG

0_0

DIG

0_1

DIG

0_3

DIG

0_7

DIG

0_8

DIG

0_4

DIG

0_5

DIG

0_6

DIG

0

DIG

0_17

DIG

0_16

DIG

0_12

DIG

0_10

DIG

0_9

DIG

0_15

DIG

0_14

DIG

0_13

AN

A0_2

AN

A0_3

AN

A0_4

AN

A0_5

AN

A0_1

SY

S0_2

SY

S0_1

SY

S0_7

SY

S0_6

SY

S0_5

SY

S0_4

SY

S0_3

DIG

0_11

AN

A0

TO

UC

H-D

ISP

LA

Y

Mon O

ct 0

1 1

4:1

0:5

0 2

01

8P

AG

E 1

1 O

F 12

CR

-11 : @

RH

850_X

2X

_M

B_T

1_V

1_LIB

.RH

850_X

2X

_M

B_T

1_V

1(S

CH

_1):

PA

GE

11

1.0

0

D016347_04_V

02

RH

850-X

2X

-MB

-T1-V

1

Ele

ctro

nic

s E

uro

pe G

mbH

DIP

-Sw

itch-2

pol-S

MD

300

300

100n

header

2w

ay

100n

DIP

-Sw

itch-2

pol-S

MD

4K7

DIP

-Sw

itch-8

pol-S

MD

100n

PUSH BUTTON 4 PIN SMD

100n

PUSH BUTTON 4 PIN SMD

GN

D-T

ES

TP

OIN

T

GN

D-T

ES

TP

OIN

TF

IDU

CIA

L_1M

M

FID

UC

IAL_1M

MG

ND

-TE

ST

PO

INT

GN

D-T

ES

TP

OIN

T

GN

D-T

ES

TP

OIN

T

GN

D-T

ES

TP

OIN

T

GN

D-T

ES

TP

OIN

T

GN

D-T

ES

TP

OIN

T

GN

D-T

ES

TP

OIN

T

GN

D-T

ES

TP

OIN

T

FID

UC

IAL_1M

M

FID

UC

IAL_1M

M

Rubber

Foot d=11.1

mm

/h=5m

m b

lack

Rubber F

oot d=11.1

mm

/h=5m

m b

lack

Rubber

Foot d=11.1

mm

/h=5m

m b

lack

Rubber

Foot d=11.1

mm

/h=5m

m b

lack

Rubber

Foot d=11.1

mm

/h=5m

m b

lack

Rubber

Foot d=11.1

mm

/h=5m

m b

lack

Rubber

Foot d=11.1

mm

/h=5m

m b

lack

Rubber F

oot d=11.1

mm

/h=5m

m b

lack

Rubber

Foot d=11.1

mm

/h=5m

m b

lack

sock

et 8w

ay

sock

et 8w

ay

sock

et 6w

ay

sock

et 10w

ay

10k

10k

VD

D_A

DC

VD

DIO

F

VC

C12V

0V

CC

12V

0V

CC

5V

0V

CC

3V

3

V_D

ISP

_5V

0

VC

C5V0

VC

C3V

3

VD

DIO

FV

DD

_P

US

H

V_D

ISP

_3V

3V

CC

5V0

VC

C3V

3

3.3

V/O

R 5

V

0

ER

F8-0

10-0

5.0

-L-D

V-L

-TR

12.0

V12.0

V5.0

V3.3

V

DIP

-SW

ITC

H-3

PO

L-S

MD

5.0

V3.3

V

10K

10K

5.0

V3.3

V

1

SW

88

R302

R300

C175

JP124

CN

63

C174

SW

87

JP120

JP119

R289

SW

84

C171

SW52

C173

SW53

JP122

JP123

TP

39

TP

38

TP

34

TP

35

TP

40

TP

41

TP

42

TP

44

TP

43

TP

46

TP

45

TP

47

TP

36

TP

37

MP

4

MP

5

MP

6

MP

7

MP

8

MP

9

MP

1

MP

2

MP

3

CN

57

CN

60

CN

59

CN

58

R301

R303

CN

62

R298

R299

SW

86

12D

1<

12D

3<

12B

3<

12B

1<

12C

1<

12C

3>

12C

3<

12B

6>

11B

2<

12B

7<

12B

7>

12B

6<

12B

6>

12B

6>

12C

1>

12C

1>

12B

7>

12B

6>

11B

2<

12B

1>

9C

4<

12B

7>

12B

7<

12B

7<

12B

1>

9C

4<

12D

1<>

12D

3<>

1B

5<

12B

6<>

12B

7<>

AD

C<0..7>

NM

IIN

T0

PS

I5S

RX

0P

SI5

TX

0P

SI5

RX

0

IIC

0S

DA

_s

DIG

IO_4_s

CS

I1C

S2

DIG

IO_18_s

CS

I1C

S2_s

CS

I1S

O_s

PS

I5R

X1

PS

I5T

X1

PS

I5S

RX

1P

SI5

ST

X1

PS

I5S

CLK

1P

SI5

ST

X0

PS

I5S

CLK

0

CS

I1C

S3

CS

I1C

S2

NM

I_s

INT

0_s

IIC

0S

CL

CS

I1S

O

CS

I1C

S1

CS

I1S

I

IIC

0S

DA

DIG

IO<4>

CS

I1S

CLK

DIG

IO_24

NC

NC

NC

NC

CS

I1C

S1_s

CS

I1C

S2_s

NC

NC

NC

NC

NC

NC

NC

NC

NC

IIC

0S

CL_s

AN

A0_0

SY

S0_0

SY

S0

DIG

0

DIG

0_2

DIG

0_0

DIG

0_1

DIG

0_3

DIG

0_7

DIG

0_8

DIG

0_4

DIG

0_5

DIG

0_6

DIG

0

DIG

0_17

DIG

0_16

DIG

0_12

DIG

0_10

DIG

0_9

DIG

0_15

DIG

0_14

DIG

0_13

AN

A0_2

AN

A0_3

AN

A0_4

AN

A0_5

AN

A0_1

SY

S0_2

SY

S0_1

SY

S0_7

SY

S0_6

SY

S0_5

SY

S0_4

SY

S0_3

DIG

0_11

AN

A0

4K7

DIP

-Sw

itch-8

pol-S

MD

sock

et 8w

ay

sock

et 8w

ay

sock

et 6w

ay

sock

et 10w

ay

V_D

ISP

_5V

0V

_D

ISP

_3V

3V

CC

5V0

VC

C3V

3

DIP

-SW

ITC

H-3

PO

L-S

MD

5.0

V3.3

V

JP120

JP119

R289

SW

84

CN

57

CN

60

CN

59

CN

58

SW

86

12B

6>

11B

2<

12B

7>

12B

6>

11B

2<

12B

1>

9C

4<

12B

7>

12B

7<

12B

7<

12B

1>

9C

4<

12D

1<>

12D

3<>

1B

5<

12B

6<>

12B

7<>

IIC

0S

DA

_s

DIG

IO_4_s

CS

I1C

S2

DIG

IO_18_s

CS

I1C

S2_s

CS

I1S

O_s

CS

I1C

S3

CS

I1C

S2

IIC

0S

CL

CS

I1S

O

CS

I1C

S1

CS

I1S

I

IIC

0S

DA

DIG

IO<4>

CS

I1S

CLK

DIG

IO_24

NC

NC

NC

NC

CS

I1C

S1_s

CS

I1C

S2_s

NC

NC

NC

NC

NC

NC

NC

NC

NC

IIC

0S

CL_s

NC

CS

I1C

S3_s

CS

I1S

I_s

CS

I1S

CLK

_s

NC

NC

NC

654321 87654321

87654321 98762 51 3 10

4

21

21

1 2

10

6

16

15

14

13

11

98743 5

12

1 2 3456

21

21

654321 87654321

BI

OU

TIN

IN IN

ININININ BI

IN

87654321 98762 51 3

104

NC

CS

I1C

S3_s

CS

I1S

I_s

CS

I1S

CLK

_s

NC

NC

NC

654321 87654321

22

21

20

19

18

17

16

15

14

13

12

10

8 6 4 2

11 9 7 5 3 1

87654321 98762 51 3 10

421

34

12

1 24 3

21

21

21

1 2

10

6

16

15

14

13

11

98743 5

12

21

21

111 1

1 1 1 11 11 1

1 1

1 2 3456

21

21

21

21

21

654321 87654321

OU

T

OU

TIN IN IN

ININOU

TINO

UT

IN

21

22

21

20

19

18

17

16

15

14

13

12

10 8 6 4 2

11

9 7 5 3 1

BI

OU

TIN

IN IN

ININININ BI

IN

OU

TO

UT

87654321 98762 51 3

104

Th

ese

in

tan

gib

le g

oo

ds a

re n

ot

su

bje

ct

to A

nn

ex I

of

co

mm

on

Du

al-

Use

lis

t (4

28

/20

09

) in

its

cu

rre

nt

ve

rsio

n.

Siz

eD

ocu

me

nt

Nu

mb

er

A2

Title

Da

te:

98

76

54

32

1

98

76

54

32

1

A B C D E F

A B C D E F



7.12 Page 12

CO

NN

EC

TO

R4

CO

NN

EC

TO

R3

CO

NN

EC

TO

R2

CO

NN

EC

TO

R1

Wed A

pr

03 1

0:3

0:1

7 2

01

9P

AG

E 1

2 O

F 12

CR

-12 : @

RH

850_X

2X

_M

B_T

1_V

1_LIB

.RH

850_X

2X

_M

B_T

1_V

1(S

CH

_1):

PA

GE

12

1.0

0

D016347_04_V

02

RH

850-X

2X

-MB

-T1-V

1

Ele

ctro

nic

s E

uro

pe G

mbH

3.3

V/O

R 5

V

420

7531

6

3.3

V

420

14

12

10

8

3.3

V/O

R 5

V

15

13

119

7531

67

420

531

5.0

V5.0

V

6

3.3

VV

CC

3V

3

VC

C5V

0

VD

DIO

FV

DD

IOF

VC

C5V

0

VC

C3V

3

QS

H-0

60-0

1-F

-D-A

NO

T T

O F

IT/ N

OT

TO

BU

Y

QS

H-0

60-0

1-F

-D-A

QT

H-0

60-0

1-F

-D-A

QT

H-0

60-0

1-F

-D-A

CN

4C

N2

CN

1C

N3

9D

8>

9D

8>

9B

4>

9B

4>

9D

8<

9D

8<

9B

4<

9B

4<

8C

2<

9C

1<

9D

8>

9D

5<

9C

8>

7E

1>

9E

2<>

9E

2<

9F

2<>

9F

4<>

12D

3<>

9D

8>

9C

5<

9D

5<

9D

5<

9C

8>

9C

8>

9D

8>

9C

8>

9C

8>

9C

8>

9C

8>

9D

5<

9C

5<

9C

5<

9C

5<

9D

5<

9D

5<

11E

6>

11E

6<

8B

2<

9B

1<

9B

1<

9B

1<

10C

1<>

12D

1<>

1B

5<

10E

1<

11B

4<

9B

5>

11E

6<

9C

1<

9B

4>

9B

4>

9B

4>

9B

4>

9C

4>

9B

4>

8C

2<

8C

2>

9E

2<>5D

1>

5D

1<

5B

1<

5B

1>

5C

1<

5C

1>

5E

1>

9E

2<>

11B

7>

10B

7<>

9D

5>

2D

6>

9E

4<

3C

5>

3D

1<

11B

7<

12D

3<

5E

1<

4F

5>

4F

5<

4C

5>

4C

5<

7E

1<

7E

1>

7B

1<

7B

1>

6E

6<

6E

6>

7E

5<

7E

5>

7B

5<

7B

5>

4E

1>

4E

1<

4C

1>

4C

1<

3E

5>

3E

5<

3C

5<

3E

1>

3E

1<

3C

1>

3C

1<

2F

1>

2F

1<

6E

1<

9E

4<

4D

5>

4D

5<

4B

5>

4B

5<

7E

1<

7B

1<

7B

1>

6E

6<

6E

6>

7E

5<

7E

5>

7B

5<

7B

5>

4D

1>

4D

1<

4B

1>

4B

1<

3D

5>

3D

5<

3A

5>

3A

5<

3D

1>

3A

1>

3A

1<

2D

1>

2D

1<

6B

5<

6B

5>

6E

1<

6E

1>

10C

1<>

12D

3<>

1B

5<

10E

1<

11B

4<

9B

4>

9B

1<

9B

4<

9C

1<

2F

6>

2F

6<

9B

1<

9B

4>

8C

2>

9C

1>

11B

7>

2D

6<

9E

4<

11B

7<

12D

1<

2D

6<

9F

2<>

9F

4<>

12D

5<>

9E

2<

9E

2<>

8B

2<

11E

6<

6B

1<

2E

6<

6B

1>

9C

4<

11B

4<

2B

6<

9C

4<

11B

4<

2B

1<

2B

1>

2B

6>

2E

6>

11E

6>

6B

1<

9D

8<

6B

5<

6B

5>

6E

1>

2C

1<

2C

1>

9D

8<

6B

1>

9B

4>

9B

1<

9B

1<

11E

8>

11E

8<

11E

8<

11B

2<

11B

2<>

10B

1>

10B

1>

2D

9<>

10B

7<>

10E

1<

10E

1>

10E

1<

11B

2<

11E

8>

11E

8<

11B

2<

11B

2<>

11B

2<

11B

2>

10B

1>

2E

9<>

10B

7<>

ET

H1_S

O_N

ET

H1_S

O_P

ET

H0_S

O_N

ET

H0_S

O_P

ET

H1_S

I_N

ET

H1_S

I_P

ET

H0_S

I_N

ET

H0_S

I_P

NC

NC

DIG

IO_19

DIG

IO_21

DIG

IO_23

FLX

1E

N

ET

H0M

DC

ET

H1T

XC

LK

ET

H1C

OL

CA

N10T

X

NC

SF

MA

0IO

3

MM

CA

0C

MD

MM

CA

0D

AT

<7..0>

ET

H1LIN

K

ET

H1T

XE

NE

TH

1T

XE

R

ET

H1R

ES

ET

ET

H1R

XD

VE

TH

1C

RS

DV

ET

H1R

XE

RE

TH

1R

XC

LK

ET

H1R

XD

3E

TH

1R

XD

2E

TH

1R

XD

1E

TH

1R

XD

0E

TH

1M

DIO

ET

H1T

XD

3E

TH

1T

XD

2E

TH

1T

XD

1E

TH

1T

XD

0E

TH

1M

DC

PS

I5R

X0

PS

I5T

X0

FLX

0E

NF

LX

ST

PW

T

FLX

CLK

ET

H0T

XD

0E

TH

0T

XD

1

ET

H0T

XD

3

NC

DIG

IO<0..15>

ET

H0R

XD

1

NC

PS

I5S

TX

0

NC

ET

H0M

DIO

ET

H0R

XD

0

ET

H0R

XD

2E

TH

0R

XD

3

ET

H0R

XC

LK

ET

H0R

XE

RE

TH

0C

RS

DV

FLX

1T

XF

LX

0R

X

NC

SF

MA

0IO

0

LIN

22R

XLIN

22T

X

LIN

20T

XLIN

20R

XLIN

21T

XLIN

21R

X

LIN

23R

X

SF

MA

0IO

1

NC

NC

NCN

MI

INT

1IN

T3

UA

RT

1R

X

NC

NC

SF

MA

0S

SL

LIN

9R

X

LIN

6T

X

AD

C<0..7>

US

B0U

DM

F

NC

LIN

23T

X

LIN

19R

XLIN

19T

XLIN

17R

XLIN

17T

X

NC

CA

N11R

XC

AN

11T

XC

AN

9R

XC

AN

9T

XC

AN

7R

XC

AN

7T

XC

AN

15R

XC

AN

15T

XC

AN

13R

XC

AN

13T

XN

CLIN

15R

XLIN

15T

XLIN

13R

XLIN

13T

XLIN

11R

XLIN

11T

X

LIN

9T

XLIN

7R

XLIN

7T

XLIN

5R

XLIN

5T

XLIN

3R

XLIN

3T

X

CA

N3R

X

SF

MA

0C

LK

NC

LIN

18R

XLIN

18T

XLIN

16R

XLIN

16T

X

CA

N10R

X

CA

N8R

XC

AN

8T

XC

AN

6R

XC

AN

6T

XC

AN

14R

XC

AN

14T

XC

AN

12R

XC

AN

12T

XN

CLIN

14R

XLIN

14T

XLIN

12R

XLIN

12T

XLIN

10R

XLIN

10T

XLIN

8R

XLIN

8T

XLIN

6R

X

LIN

4R

XLIN

4T

XLIN

2R

XLIN

2T

XC

AN

4R

XC

AN

4T

XC

AN

2R

XC

AN

2T

X

DIG

IO<0..15>

MU

X0

MU

X2

NC

MU

X1

NC

NC

NC

NC

US

B0U

DM

HN

CE

TH

0LIN

KE

TH

0C

OL

ET

H0T

XE

NE

TH

0T

XE

R

SE

NT

1S

PC

OS

EN

T1R

X

NC

NC

NC

NC

US

B0U

DP

FNC

ET

H0R

ES

ET

ET

H0R

XD

V

FLX

1R

X

NC

INT

2IN

T0

WA

KE

RE

SE

T

AD

C<0..7>

UA

RT

1T

X

NC

MM

CA

0D

AT

<7..0>

MM

CA

0C

LK

NC

SF

MA

0IO

2

NC

NC

FLX

0T

XP

SI5

SC

LK

0

CA

N0R

XS

EN

T0R

X

CA

N0T

XIIC

0S

DA

UA

RT

0T

X

IIC

0S

CL

LIN

0T

XLIN

0R

X

UA

RT

0R

X

SE

NT

0S

PC

OP

SI5

SR

X0

CA

N1R

X

IIC

1S

CL

CA

N5R

XC

AN

5T

X

CA

N3T

X

LIN

1T

XLIN

1R

X

IIC

1S

DA

CA

N1T

X

ET

H0T

XC

LK

US

B0U

DP

H

ET

H0T

XD

2

CS

I0C

S0

CS

I0C

S1

CS

I0C

S2

CS

I0C

S3

NC

NC

PS

I5S

RX

1P

SI5

ST

X1

PS

I5S

CLK

1N

CC

SI1

CS

2N

CN

CN

CC

SI1

SC

LK

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

AD

1_0

AD

1_2

AD

1_4

AD

1_6

PW

M0

PW

M2

PW

M4

PW

M6

DIG

IO_16

DIG

IO_18

DIG

IO_20

DIG

IO_22

EN

C0

NC

NC

NC

NC

NC

NC

NC

NC

NC

CS

I0C

LK

CS

I0S

IC

SI0

SO

NC

CS

I1C

S1

NC

PS

I5R

X1

PS

I5T

X1

NC

NC

CS

I1C

S3

CS

I1C

S0

DIG

IO_24

CS

I1S

OC

SI1

SI

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

AD

1_1

AD

1_3

AD

1_5

AD

1_7

PW

M1

PW

M3

PW

M5

PW

M7

DIG

IO_17

EN

C1

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

53

55

68

128

127

126

125

124

123

122

121

120

119

118

117

116

115

114

113

112

111

110

109

108

107

106

105

104

103

102

101

100

99

98

97

96

95

94

93

92

91

90

89

88

87

86

85

84

83

82

81

80

79

78

77

76

75

74

73

72

71

70

69

68

67

66

65

64

63

62

61

60

59

58

57

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

98

754

32 6

1

128

127

126

125

124

123

122

121

120

119

118

117

116

115

114

113

112

111

110

109

108

107

106

105

104

103

102

101

100

99

98

97

96

95

94

93

92

91

90

89

88

87

86

85

84

83

82

81

80

79

78

77

76

75

74

73

72

71

70

69

68

67

66

65

64

63

62

61

60

59

58

57

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

98

76

54

32

1

14

32

35

15

17

29

315 7

27

13

19

128

127

126

125

124

123

122

121

120

119

118

117

116

115

114

113

112

111

110

109

108

107

106

105

104

103

102

101

100

99

98

97

96

95

94

93

92

91

90

89

88

87

86

85

84

83

82

81

80

79

78

77

76

75

74

73

72

71

70

69

68

67

66

65

64

63

62

61

60

59

58

57

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

40

39

38

37

36

34

33

30

28

26

25

24

23

22

21

20

18

16

12

11

10

9864

32

11

23

45

67

89

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

54

56

57

58

59

60

61

62

63

64

65

66

67

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

102

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

103

101

OU

TO

UT

OU

TO

UT

ININININ

OU

T

ININO

UT

OU

T

ININININININININININ

INO

UT

OU

TO

UT

OU

TO

UT

BI

BI

OU

T

OU

T

ININ

BI

BI

BI

BI

BI

BI

BI

BI

INININININ

INININ

OU

TO

UT

OU

TO

UT

ININ

BI

OU

TO

UT

IN

OU

T

OU

TO

UT

OU

TO

UT

INO

UT

INO

UT

INOU

TINO

UT

OU

TO

UT

BI

BI

BI

BI

BI

BI

OU

TO

UT

INO

UT

BI

BI

OU

TO

UT

BI

IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN

ININ

INININININININININININ

IN ININ

ININININININININININININININININ

INININININININININININININO

UT

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

TO

UT

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

OU

T

128

127

126

125

124

123

122

121

120

119

118

117

116

115

114

113

112

111

110

109

108

107

106

105

104

103

102

101

10098

96

94

92

90

88

86

84

82

80

78

76

74

72

70

68

66

64

62

60

58

56

54

52

50

48

46

44

42

40

38

36

34

32

30

28

26

24

22

20

18

16

14

12

108642

99

97

95

93

91

89

87

85

83

81

79

77

75

73

71

69

67

65

63

61

59

57

55

53

51

49

47

45

43

41

39

37

35

33

31

29

27

25

23

21

19

17

15

13

11

97531

OU

T

OU

T

OU

T

OU

T

OU

TO

UT

OU

TO

UT

OU

T

OU

TO

UT

OU

TO

UT

OU

T

OU

T

OU

TO

UT

OU

T

OU

T

OU

TO

UT

OU

T

OU

T

OU

T

OU

TO

UT

BI

128

127

126

125

124

123

122

121

120

119

118

117

116

115

114

113

112

111

110

109

108

107

106

105

104

103

102

101

10098

96

94

92

90

88

86

84

82

80

78

76

74

72

70

68

66

64

62

60

58

56

54

52

50

48

46

44

42

40

38

36

34

32

30

28

26

24

22

20

18

16

14

12

108642

99

97

95

93

91

89

87

85

83

81

79

77

75

73

71

69

67

65

63

61

59

57

55

53

51

49

47

45

43

41

39

37

35

33

31

29

27

25

23

21

19

17

15

13

11

97531

128

127

126

125

124

123

122

121

120

119

118

117

116

115

114

113

112

111

110

109

108

107

106

105

104

103

102

101

10098

96

94

92

90

88

86

84

82

80

78

76

74

72

70

68

66

64

62

60

58

56

54

52

50

48

46

44

42

40

38

36

34

32

30

28

26

24

22

20

18

16

14

12

108642

99

97

95

93

91

89

87

85

83

81

79

77

75

73

71

69

67

65

63

61

59

57

55

53

51

49

47

45

43

41

39

37

35

33

31

29

27

25

23

21

19

17

15

13

11

97531

128

127

126

125

124

123

122

121

120

119

118

117

116

115

114

113

112

111

110

109

108

107

106

105

104

103

102

101

10098

96

94

92

90

88

86

84

82

80

78

76

74

72

70

68

66

64

62

60

58

56

54

52

50

48

46

44

42

40

38

36

34

32

30

28

26

24

22

20

18

16

14

12

108642

99

97

95

93

91

89

87

85

83

81

79

77

75

73

71

69

67

65

63

61

59

57

55

53

51

49

47

45

43

41

39

37

35

33

31

29

27

25

23

21

19

17

15

13

11

97531

Th

ese

in

tan

gib

le g

oo

ds a

re n

ot

su

bje

ct

to A

nn

ex I

of

co

mm

on

Du

al-

Use

lis

t (4

28

/20

09

) in

its

cu

rre

nt

ve

rsio

n.

Siz

eD

ocu

me

nt

Nu

mb

er

A2

Title

Da

te:

98

76

54

32

1

98

76

54

32

1

A B C D E F

A B C D E F

Revision History

Rev. Date

Description

Page Summary

V1.00 2019-08-08 ‒ Initial release (Hardware revision D016347_06_V02 )

V1.01 2020-06-10 ‒ Added links for touch displays

Added note to Table 4.24 Available Ethernet Modules

V1.02 2021-08-04 ‒ Corrected the note for usage of Shimafuji ETHER board in chapter 4.5.2 Use of Ethernet Boards with Main Board

Colophon

RH850/X2X Main Board T1-V1 User's Manual

Publication Date: Rev.1.02 August 04, 2021

Published by: Renesas Electronics Europe

Address List

Back Cover

RH850/X2X Main Board

R20UT4459ED0102

RH850/X2X User's Manual Main Board

Documents

Transcript of RH850/X2X User's Manual Main Board