Chapter 1 Updated October 2011

download Chapter 1 Updated October 2011

of 29

Transcript of Chapter 1 Updated October 2011

  • 8/3/2019 Chapter 1 Updated October 2011

    1/29

    ECP4166 Advanced

    Microprocessors

    General Introduction

    Chapter 1

    Faculty of Engineering

    Multimedia University

    October 2011

  • 8/3/2019 Chapter 1 Updated October 2011

    2/29

    Objectives

    general technology & architecture ofadvanced microprocessors including,RISC, CISC, the Intel x86, Multi-corefamily and PowerPC

    Moores Law

    types of performance benchmarks

    history and evolution of microprocessor

    At the end of this chapter, students mustbe able to define/explain:

  • 8/3/2019 Chapter 1 Updated October 2011

    3/29

    Content

    Part 1: Microprocessor

    Part 2: RISC Architecture

    Part 3: CISC Architecture

    Part 4: Microprocessor Benchmarks

    Part 5: A Brief History of Microprocessors

  • 8/3/2019 Chapter 1 Updated October 2011

    4/29

    4

    Miew Keen Choong Trimester 3 09/10

    Inside the Processor

  • 8/3/2019 Chapter 1 Updated October 2011

    5/29

    5

    Miew Keen Choong Trimester 3 09/10

    ComputerSystem

  • 8/3/2019 Chapter 1 Updated October 2011

    6/29

    6

    Miew Keen Choong Trimester 3 09/10

    Growth of CPU transistor count

    Moores Law

    Gordon Moore: co-founder of Intel

    Moore's law: the number of transistors per chip doubles every twoyears

    Original statement (1965): the number of transistors per chipdoubles every year

  • 8/3/2019 Chapter 1 Updated October 2011

    7/29

    7

    Miew Keen Choong Trimester 3 09/107

    Moores Law

  • 8/3/2019 Chapter 1 Updated October 2011

    8/29

    8

    Miew Keen Choong Trimester 3 09/10

    Characteristics:

    * Relatively simple & a few Instructions

    * Only a few addressing modes

    Fixed length instruction formats

    Reduced Instruction Set Computer(RISC)

    * Hardwired control

    * Memory access limited to only load & store

    * Single cycle instruction execution

    * Large set of registers

    Examples: Modern uPs, i.e., Pentium, PowerPC, Alpha and SPARC.

    Applications: Computations involving simple (routine type) operations.

  • 8/3/2019 Chapter 1 Updated October 2011

    9/29

    9

    Miew Keen Choong Trimester 3 09/10

    Characteristics:

    * Complex Instructions

    * Different addressing modes

    * Variable length instruction formats

    Micro programmed control

    Complex Instruction Set Computer(CISC)

    Examples: Most commonly available microprocessors such as 80386,

    68020.

    Applications: Computations involving complex operations (Scientific)

  • 8/3/2019 Chapter 1 Updated October 2011

    10/29

    10

    Miew Keen Choong Trimester 3 09/10

    11

    27

    100

    386 486 P

    MIP

    S

    iCOMP

    386SX 386DX 486DX P

    32

    1100

    In order to compare the performances of various microprocessors,

    benchmark numbers have been used. They have become the

    indicators in the race of processor performance among competitors.

    Microprocessor Benchmark

  • 8/3/2019 Chapter 1 Updated October 2011

    11/29

    11

    Miew Keen Choong Trimester 3 09/10

    acronym for kilo-, million-, or giga-instructions per second, respectively.

    The unit is commonly used to give therate at which a processor executesinstructions.

    KIPS, MIPS, & GIPS

    Drystone- A test program used tomeasure MIPS, the program,measures MIPS normalized to a VAX1.1 computer

  • 8/3/2019 Chapter 1 Updated October 2011

    12/29

    12

    Miew Keen Choong Trimester 3 09/1012

    Intel 80x86 Family - Performance

  • 8/3/2019 Chapter 1 Updated October 2011

    13/29

    13

    Miew Keen Choong Trimester 3 09/10

    iCOMP (Intel ComparativeMicroprocessor Performance index)

    devised by Intel to compare thespeeds of various 80x86 processors.

    iCOMP

    The iCOMP1 rating was used to rate

    the speed of all Intel microprocessorsthrough the Pentium.

  • 8/3/2019 Chapter 1 Updated October 2011

    14/29

    14

    Miew Keen Choong Trimester 3 09/1014

    Intel 80x86 Family - Performance

  • 8/3/2019 Chapter 1 Updated October 2011

    15/29

    15

    Miew Keen Choong Trimester 3 09/10

    SYSmark (2012) A productivity benchmarkrepresenting current business usage models ofmultitasking with background computing.

    SPEC CPU A computer intensive benchmarkfocuses on the component-level performance,including the performance of the processor, chipset,memory architecture, and software compiler.

    Modern Benchmarks

    3D Mark A Direct3D performance indicator,measuring 3D operation performance using the

    Microsofts DirectX interface engine.

    Quake 3 Arena A 3D gaming performance indicatorof OpenGL, another 3D rendering interface engine.

  • 8/3/2019 Chapter 1 Updated October 2011

    16/29

    16

    Miew Keen Choong Trimester 3 09/10

    Date Manufacturer System

    1971 Intel

    Intel 4004 - first commercial microprocessor, PMOS, 4-bit CPU, 4K memory, 45 instructions, 50KIPs,

    2300 transistors, 108KHz

    1972 Intel Intel 8008 - PMOS, first 8-bit CPU, 16KB memory, 48 instructions, 50KIPs, 3500 transistors, 200KHz

    1974 IntelIntel 8080 - PMOS/NMOS, 8-bit CPU, 64KB memory, 200+ instructions, 500KIPs, 6000 transistors,

    2MHz, TTL compatible,

    1977 IntelIntel 8085 improved 8080, NMOS/HMOS, 8-bit CPU, 64KB memory, 246 instructions, 769.23KIPs,

    6200 transistors, 6MHz

    1978 IntelIntel 8086 NMOS/HMOS/CMOS, 16-bit CPU, 1MB memory, built-in multiply and divide, 2.5MIPs,

    29,000 transistors, 10MHz

    1979 Intel Intel 8088 CMOS, 16-bit CPU, 8-bit data bus, 1MB memory, 10MHz

    1982 Intel Intel 80286 HMOS, 16-bit CPU, 16MB memory, 4MIPs, 134,000 transistors, 12.5MHz

    1980 Motorola Motorola 68000 32-bit CPU, 16-bit data bus, 16MB memory, memory management, 10MHz

    1985 Intel Intel 80386 0.8m CMOS, 32-bit CPU, 4GB memory, 5MIPs, 275,000 transistors, 33MHz

    1989 IntelIntel 80486 improved 80386, added 8K internal cache, internal math co-processor, 54 MIPs for DX2-66,

    1.2 million transistors, 50MHz

    A Brief History of Microprocessors

  • 8/3/2019 Chapter 1 Updated October 2011

    17/29

    17

    Miew Keen Choong Trimester 3 09/10

    Introduced Intel Core i7 where it consists of 4 physical cores and it is a 64 bits micro processor.Intel2008

    Introduced Core 2 Duo technology. Support both 32 and 64 bits micro processors.Intel2006

    Itanium 64-bit processor, IA-64 microarchitecture, built from ground up with EPIC (Explicit Parallel Instruction

    Computing) design technology.Intel2001

    Pentium 40.18m CMOS, 42 million transistors, 2GHzIntel2000

    Athlon AMD beats Intel processor in any benchmarks for the first time in history, 3-way instruction decoder,

    enhanced 3Dnow! technology, superscalar FPU, 0.25m CMOS, 22 million transistorsAMD1999

    Pentium III 0.25m CMOS, 70 new instructions (Internet Streaming SIMD extensions), 9.5 million transistors,

    1.2GHzIntel1999

    Pentium II 0.35m CMOS, MMX technology, Single Edge Contact (S.E.C) cartridge, high speed L2 cache on

    cartridge, 7.5 million transistors, 300MHz

    Intel1997

    AMD K5, NexGen Nx586, Cyrix M1 all are Pentium compatibleVarious1995

    Pentium (P5) 64-bit data bus, 4GB memory, 16KB cache, software compatible with 80486, 150 MIPs, 3.1 million

    transistors, 66MHzIntel1993

    PowerPC RISC processor 64-bit data bus, 4GB memory, first RISC for the general market - IBM Power PC 601 in

    1993, 2.8 million transistorsIBM/Motorola/ Apple1991

    SystemManufacturerDate

    A Brief History of Microprocessors

  • 8/3/2019 Chapter 1 Updated October 2011

    18/29

    18

    Miew Keen Choong Trimester 3 09/10

    The 80386 is an advanced 32-bit microprocessor optimized formultitasking operating systems and designed for applicationsneeding very high performance.

    The 32-bit registers and data paths support 32-bit addresses and

    data types.

    80386

    The processor can address up to four gigabytes of physical memoryand 64 terabytes (246 bytes) of virtual memory.

    The on-chip memory-management facilities include address

    translation registers, advanced multitasking hardware, a protectionmechanism, and paged virtual memory.

    The first IBM-compatible to use the 386 was the Compaq 386,before IBM used it in high-end models of their PS/2 series. It isalso used in HP's RS series and many others.

    19

  • 8/3/2019 Chapter 1 Updated October 2011

    19/29

    19

    Miew Keen Choong Trimester 3 09/10

    Incorporates an 80386-like microprocessor, an80387-like numeric coprocessor and an 8K bytecache memory system into one integratedpackage.

    The average speed improvement for a typicalmix of instructions is about 50 percent over the80386 operated at the same clock speed.

    80486

    Newer versions of the 80486 executeinstructions at even higher speeds with a 66 MHzdouble-clocked version.

    20

  • 8/3/2019 Chapter 1 Updated October 2011

    20/29

    20

    Miew Keen Choong Trimester 3 09/10

    Features:

    To improve data transfer rates, the size of data buswas increased to 64 bits.

    Intel Pentium CPU used branch prediction to improve

    effectiveness of pipeline architecture. (Branchprediction was further enhanced in Pentium MMXprocessors)

    Pentium Series

    To reduce CPU power consumption the core voltagewas reduced on all Pentium MMX, and many mobileand embedded Pentium processors.

    21

  • 8/3/2019 Chapter 1 Updated October 2011

    21/29

    21

    Miew Keen Choong Trimester 3 09/10

    Introduction: 1993

    Type: 32-bit microprocessor

    Frequency (MHz): 60 - 233

    L1 cache size (KB): 8-16

    Pentium at a Glance

    22

  • 8/3/2019 Chapter 1 Updated October 2011

    22/29

    22

    Miew Keen Choong Trimester 3 09/10

    The Pentium is a widely used personal computermicroprocessor from the Intel Corporation. The Pentiumcontains 3.1 million transistors.

    The Pentium Pro, released in 1995, was designed for PCservers and workstations that needed to serve multiple usersor needed the speed required for graphics-intensiveapplications.

    The Pentium II is a Pentium Pro with Intel's MMX technologyincluded. It comes in microprocessor clock speeds of 233 MHz(millions of cycles per second), 266 MHz, and 300 MHz.

    Pentium, Pentium Pro, Pentium II

    The low-end Pentium II is Celeron, without the L2 cache, andXeon, a high-end Pentium that replaces the Pentium Pro forenterprise server and workstation computers.

    23

  • 8/3/2019 Chapter 1 Updated October 2011

    23/29

    23

    Miew Keen Choong Trimester 3 09/10

    The Pentium III processor features 70new instructions, Internet StreamingSIMD extensions, that dramatically

    enhance the performance of advancedimaging, 3D, streaming audio, videoand speech recognition applications.

    Number of Transistors: 9.5 million

    Speed: 650MHz to 1.2GHz

    Pentium III

    24

  • 8/3/2019 Chapter 1 Updated October 2011

    24/29

    24

    Miew Keen Choong Trimester 3 09/10

    A multi-core processor is an integrated circuit to whichtwo or more processors have been attached forenhanced performance, reduced powerconsumption, and more efficient simultaneousprocessing of multiple tasks

    Multi-Core Processors Family

    A dual core set-up is somewhat comparable to havingmultiple, separate processors installed in the samecomputer, but because the two processors areactually plugged into the same socket, the

    connection between them is faster.

    Ideally, a dual core processor is nearly twice aspowerful as a single core processor.

    25

  • 8/3/2019 Chapter 1 Updated October 2011

    25/29

    25

    Miew Keen Choong Trimester 3 09/10

    Core Solo

    have all of the basic features of Core micro-architecture: 32 KBinstruction and data level 1 caches, 2 MB level 2 cache, Wide DynamicExecution with ability to execute up to 4 instructions per clock cycle,

    Advanced Digital Media Boost feature that allows the core execute one

    128-bit SSE instruction per CPU cycle, support for SSE2 and SSE2instructions, and many core and package power-saving modes.

    Intel Core Microprocessors

    Core Duo With two microprocessor cores on one die these Duo processors

    perform better than Core Solo in multi-threading applications or whenrunning more than one program at the same time.

    Extra CPU core increases CPU power consumption, although Core-specific power saving modes help to keep the increase in powerconsumption to minimum. Thermal Design Power (average dissipatedpower) of Core Duo CPUs is 31 Watt, which is only 4 Watt higher thanTDP of Core Solo microprocessors.

    26

  • 8/3/2019 Chapter 1 Updated October 2011

    26/29

    26

    Miew Keen Choong Trimester 3 09/10

    PowerPC is a RISCmicroprocessor architecturecreated by the 1991 AppleIBMMotorola alliance,known as AIM.

    PowerPC is largely based on IBM's earlier POWERarchitecture, and retains a high level of compatibilitywith it.

    PowerPC - Introduction

    PowerPC CPUs are popular in embedded and high-performance processors as well.

    27

    http://en.wikipedia.org/wiki/RISChttp://en.wikipedia.org/wiki/Microprocessorhttp://en.wikipedia.org/wiki/Apple_Inc.http://en.wikipedia.org/wiki/IBMhttp://en.wikipedia.org/wiki/Motorolahttp://en.wikipedia.org/wiki/AIM_alliancehttp://en.wikipedia.org/wiki/IBMhttp://en.wikipedia.org/wiki/IBM_POWERhttp://en.wikipedia.org/wiki/Embedded_systemhttp://en.wikipedia.org/wiki/Embedded_systemhttp://en.wikipedia.org/wiki/IBM_POWERhttp://en.wikipedia.org/wiki/IBMhttp://en.wikipedia.org/wiki/AIM_alliancehttp://en.wikipedia.org/wiki/Motorolahttp://en.wikipedia.org/wiki/IBMhttp://en.wikipedia.org/wiki/Apple_Inc.http://en.wikipedia.org/wiki/Microprocessorhttp://en.wikipedia.org/wiki/RISC
  • 8/3/2019 Chapter 1 Updated October 2011

    27/29

    27

    Miew Keen Choong Trimester 3 09/10

    Support for operation in both big-endian and little-endian modes

    Single-precision forms of some floating pointinstructions, in addition to double-precision forms

    PowerPC - Design Features

    A complete 64-bit specification, which is backwardcompatible with the 32-bit mode

    A paged memory management architecture which isused extensively in server and PC systems

    Addition of a new memory management architecturecalled Book-E, replaced the conventional pagedmemory management architecture for embeddedapplications

    28

    http://en.wikipedia.org/wiki/Endiannesshttp://en.wikipedia.org/wiki/Floating_pointhttp://en.wikipedia.org/wiki/Floating_pointhttp://en.wikipedia.org/wiki/Endianness
  • 8/3/2019 Chapter 1 Updated October 2011

    28/29

    28

    Miew Keen Choong Trimester 3 09/10

    Operating systems that work on thePowerPC architecture are generallydivided into those which are:

    PowerPC - Operating SystemsSupport

    Oriented towards the general-purposePowerPC systems.

    Oriented towards the embeddedPowerPC systems.

    http://en.wikipedia.org/wiki/Embedded_systemhttp://en.wikipedia.org/wiki/Embedded_system
  • 8/3/2019 Chapter 1 Updated October 2011

    29/29

    Thank you for your

    attention!Any questions?