05_bjt_bias_1
-
Upload
edward-fahmi -
Category
Documents
-
view
6 -
download
3
description
Transcript of 05_bjt_bias_1
-
BJT Fixed Bias ENGI 242ELEC 222
ENGI 242/ELEC 222
-
BJT Biasing 1For Fixed Bias Configuration:Draw Equivalent Input circuitDraw Equivalent Output circuitWrite necessary KVL and KCL EquationsDetermine the Quiescent Operating PointGraphical Solution using LoadlinesComputational AnalysisDesign and test design using a computer simulation
ENGI 242/ELEC 222
-
Complete CE Amplifier with Fixed Bias
ENGI 242/ELEC 222
-
Fixed Bias and Equivalent DC Circuit
ENGI 242/ELEC 222
-
Fixed-Bias Circuit
ENGI 242/ELEC 222
-
DC Equivalent Circuit
ENGI 242/ELEC 222
-
Base-Emitter (Input) LoopUsing Kirchoffs voltage law: VCC + IBRB + VBE = 0
Solving for IB:
ENGI 242/ELEC 222
-
Collector-Emitter (Output) LoopSince: IC = IBUsing Kirchoffs voltage law: VCC + IC RC + VCE = 0Because: VCE = VC VESince VE = 0V, then: VC = VCEAnd VCE = VCC - IC RC Also: VBE = VB - VEwith VE = 0V, then: VB = VBE
ENGI 242/ELEC 222
-
BJT Saturation Regions
When the transistor is operating in the Saturation Region, the transistor is conducting at maximum collector current (based on the resistances in the output circuit, not the spec sheet value) such that:
ENGI 242/ELEC 222
-
Determining Icsat
ENGI 242/ELEC 222
-
Determining ICSAT for the fixed-bias configuration
ENGI 242/ELEC 222
-
Load Line Analysis
ENGI 242/ELEC 222
-
Load Line AnalysisThe end points of the line are : ICsat and VCEcutoffFor load line analysis, use VCE = 0 for ICSAT, and IC = 0 for VCEcutoff
ICsat:
VCEcutoff:
Where IB intersects with the load line we have the Q pointQ-point is the particular operating point: Value of RBSets the value of IBWhere IB and Load Line intersectSets the values of VCE and IC.
ENGI 242/ELEC 222
-
Circuit values effect Q-point
ENGI 242/ELEC 222
-
Circuit values effect Q-point (continued)
ENGI 242/ELEC 222
-
Circuit values effect Q-point (continued)
ENGI 242/ELEC 222
-
Load-line analysis
ENGI 242/ELEC 222
-
DC Fixed Bias Circuit Example
ENGI 242/ELEC 222
-
Loadline Example Family of Curves
ENGI 242/ELEC 222
-
Emitter Stabilized BiasENGI 242ELEC 222
ENGI 242/ELEC 222
-
BJT Emitter BiasFor the Emitter Stabilized Bias Configuration:Draw Equivalent Input circuitDraw Equivalent Output circuitWrite necessary KVL and KCL EquationsDetermine the Quiescent Operating PointGraphical Solution using LoadlinesComputational AnalysisDesign and test design using a computer simulation
ENGI 242/ELEC 222
-
Improved Bias StabilityThe addition of RE to the Emitter circuit improves the stability of a transistor outputStability refers to a bias circuit in which the currents and voltages will remain fairly constant over a wide range of temperatures and transistor forward current gain ()The temperature (TA or ambient temperature) surrounding the transistor circuit is not always constantTherefore, the transistor is not a constant value
ENGI 242/ELEC 222
-
Emitter-Stabilized Bias CircuitAdding an emitter resistor to the circuit between the emitter lead and ground stabilizes the bias circuit over Fixed Bias
ENGI 242/ELEC 222
-
Base-Emitter Loop
ENGI 242/ELEC 222
-
Equivalent Network
ENGI 242/ELEC 222
-
Reflected Input impedance of RE
ENGI 242/ELEC 222
-
Base-Emitter LoopApplying Kirchoffs voltage law:- VCC + IB RB + VBE +IE RE = 0 Since: IE = ( + 1) IB We can write: - VCC + IB RB + VBE + ( + 1) IB RE = 0 Grouping terms and solving for IB:
Or we could solve for IE with:
ENGI 242/ELEC 222
-
Collector-Emitter Loop
ENGI 242/ELEC 222
-
Collector-Emitter LoopApplying Kirchoffs voltage law: - VCC + IC RC + VCE + IE RE = 0Assuming that IE IC and solving for VCE: VCE = VCC IC (RC + RE) If we can not use IE IC the IC = IE and:VCE = VCC IC (RC + RE)Solve for VE: VE = IE RESolve for VC: VC = VCC - IC RC or VC = VCE + IE RESolve for VB: VB = VCC - IB RB or VB = VBE + IE RE
ENGI 242/ELEC 222
-
Transistor SaturationAt saturation, VCE is at a minimumWe will find the value VCEsat = 0.2VFor load line analysis, we use VCE = 0To solve for ICSAT, use the output KVL equation:
ENGI 242/ELEC 222
-
Load Line AnalysisThe load line end points can be calculated:
At cutoff:
At saturation:
ENGI 242/ELEC 222
-
Emitter Stabilized Bias Circuit Example
ENGI 242/ELEC 222
-
Design of an Emitter Bias CE Amplifier
Where .1VCC VE .2VCCAnd .4VCC VC .6VCC
ENGI 242/ELEC 222
-
Emitter Bias with Dual Supply
ENGI 242/ELEC 222
-
Emitter Bias with Dual SupplyInput Output
ENGI 242/ELEC 222
ENGI 242/ELEC 222Fixed BiasENGI 242/ELEC 222Fixed BiasENGI 242/ELEC 222Fixed Bias