What is this class all about? - University of California...

19
EE141 1 EECS141 1 Lecture #1 EE141 EE141- Fall 2010 Fall 2010 Digital Integrated Digital Integrated Circuits Circuits TuTh TuTh 11 11- 12:30pm 12:30pm 277 Cory 277 Cory Instructor: Elad Alon EE141 2 EECS141 2 Lecture #1 What is this class all about? What is this class all about? Introduction to digital integrated circuit design engineering Will describe models and key concepts needed to be a good digital IC designer Models allow us to reason about circuit behavior Allow analysis and optimization of the circuit’s performance, power, cost, etc. Understanding circuit behavior is key to making sure it will actually work Teach you how to make sure your circuit works Do you want your transistor to be the one that screws up a 1 billion transistor chip?

Transcript of What is this class all about? - University of California...

EE1411

EECS141 1Lecture #1

EE141EE141--Fall 2010Fall 2010Digital Integrated Digital Integrated CircuitsCircuits

TuThTuTh 1111--12:30pm12:30pm277 Cory277 Cory

Instructor: Elad Alon

EE1412

EECS141 2Lecture #1

What is this class all about?What is this class all about?Introduction to digital integrated circuit design engineering

Will describe models and key concepts needed to be a good digital IC designer

Models allow us to reason about circuit behaviorAllow analysis and optimization of the circuit’s performance, power, cost, etc.Understanding circuit behavior is key to making sure it will actually work

Teach you how to make sure your circuit worksDo you want your transistor to be the one that screws up a 1 billion transistor chip?

EE1413

EECS141 3Lecture #1

Detailed TopicsDetailed TopicsCMOS devices and manufacturing technologyCMOS gatesMemoriesPropagation delay, noise margins, powerCombinational and sequential circuits InterconnectTiming and clocking Arithmetic building blocksDesign methodologies

EE1414

EECS141 4Lecture #1

What will you learn?What will you learn?Understanding, designing, and optimizing digital circuits for various quality metrics:

Performance (speed)

Power dissipation

Cost

Reliability

EE1415

EECS141 5Lecture #1

Practical InformationPractical InformationInstructor

Prof. Elad Alon519 Cory Hall, 642-0237, elad@eecsOffice hours: Tu./Th. 2-3pm

TAs:Chintan Thakkar, cthakkar@eecs (OH: Wed. 2-4pm)Hanh-Phuc Le, phucle@eecs (OH: Mon. 4-5pm)

Web page: http://bwrc.eecs.berkeley.edu/Classes/ICDesign/EE141_f10/

EE1416

EECS141 6Lecture #1

Discussions and LabsDiscussions and LabsDiscussion sessions

F 9-10am (Chintan)M 5-6pm (Hanh-Phuc)F 2-3pmSame material in all sessions!

Labs (125 Cory)M 3-6pm (Chintan)F 10am-1pm 2-5pm? (Hanh-Phuc)Tu 1-4pmMachines to left of double doors, with larger monitors

Please choose one lab session and stick with it!

EE1417

EECS141 7Lecture #1

Lab(TBA)

353 Cory

M

T

W

R

F

8 9 10 11 12 1 2 3 4 5 6

Lab(Phuc)125 Cory

Lab(Chintan)

125 Cory

DISC*(TBA)

241 Cory

DISC*(??)

241 Cory

Lec(Elad)277 Cory

ProblemSets Due

Lec(Elad)277 Cory

* Discussion sections will cover identical material

OH(Elad)519 Cory

Your EECS141 WeekYour EECS141 WeekDISC*(Phuc)241 Cory

OH(Elad)519 Cory

OH(Phuc)TBD Cory

OH(Chintan)TBD Cory

EE1418

EECS141 8Lecture #1

Class OrganizationClass Organization

9 AssignmentsOne design project (with a few phases)Labs: 5 software2 midterms, 1 final

Midterm 1: Thurs., October 7, evening (TBD)Midterm 2: Thurs., November 4, evening (TBD)Final: Wed., December 15, 8-11am

EE1419

EECS141 9Lecture #1

Some Important AnnouncementsSome Important AnnouncementsPlease use the newsgroup for asking questions (ucb.class.ee141)Can work together on homework

But you must turn in your own solutionLab reports due 1 week after the lab session

Lab rules: http://california.eecs.berkeley.edu/iesg/labs/labinfo/labrules.asp

Project is done in pairsNo late assignments

Solutions available shortly after due date/timeDon’t even think about cheating!

EE14110

EECS141 10Lecture #1

Grading PolicyGrading Policy

Homeworks: 12%Labs: 8%Projects: 20%Midterms: 30%Final: 30%

EE14111

EECS141 11Lecture #1

Class MaterialClass MaterialTextbook: “Digital Integrated Circuits – A Design Perspective”, 2nd ed, by J. Rabaey, A. Chandrakasan, B. NikolicClass notes: Web pageLab Reader: Web pageCheck web page for the availability of tools

EE14112

EECS141 12Lecture #1

The Web SiteThe Web SiteThe sole source of information

http://bwrc.eecs.berkeley.edu/icdesign/eecs141_f10

Class and lecture notesAssignments and solutionsLab and project informationExamsMany other goodies …

Print only what you need: Save a tree!

EE14113

EECS141 13Lecture #1

SoftwareSoftware

CadenceWidely used in industryOnline tutorials and documentation

HSPICE for simulation

EE14114

EECS141 14Lecture #1

Getting StartedGetting Started

Assignment 1: Getting SPICE to work –see web-pageDue next Thursday, September 3, 5pmNO discussion sessions or labs this week.First discussion sessions in Week 2First software lab in Week 3

EE14115

EECS141 15Lecture #1

IntroductionIntroduction

Digital Integrated Circuit Design: The Past, The Present and The Future

What made Digital IC design what it is todayWhy is designing digital ICs different today than it was before?Will it change in the future?

EE14116

EECS141 16Lecture #1

The First ComputerThe First Computer

The Babbage Difference Engine

25,000 partscost: £17,470

EE14117

EECS141 17Lecture #1

ENIAC ENIAC -- The First Electronic Computer (1946)The First Electronic Computer (1946)

EE14118

EECS141 18Lecture #1

The Transistor RevolutionThe Transistor Revolution

First transistorBell Labs, 1948

EE14119

EECS141 19Lecture #1

The First Integrated Circuits The First Integrated Circuits

Bipolar logic1960’s

ECL 3-input GateMotorola 1966

EE14120

EECS141 20Lecture #1

Intel 4004 MicroprocessorIntel 4004 Microprocessor

Intel, 1971.2,300 transistors (12mm2)740 KHz operation (10µm PMOS technology)

EE14121

EECS141 21Lecture #1

Intel Pentium 4 MicroprocessorIntel Pentium 4 Microprocessor

Intel, 2005.125,000,000 transistors (112mm2)3.8 GHz operation (90nm CMOS technology)

EE14122

EECS141 22Lecture #1

Intel Core 2 MicroprocessorIntel Core 2 Microprocessor

Intel, 2006.291,000,000 transistors (143mm2)3 GHz operation (65nm CMOS technology)

EE14123

EECS141 23Lecture #1

Still Happening Still Happening -- Intel TestIntel Test--Chip (2009)Chip (2009)

22nm364 MByte SRAM>2.91 billion transistors

EE14124

EECS141 24Lecture #1

MooreMoore’’s Laws Law

In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 18 to 24 months.

He made a prediction that semiconductor technology will double its effectiveness every 18 months

EE14125

EECS141 25Lecture #1

MooreMoore’’s Laws Law16151413121110

9876543210

1959

1960

1961

1962

1963

1964

1965

1966

1967

1968

1969

1970

1971

1972

1973

1974

1975

LOG

2 OF

THE

NU

MB

ER O

FC

OM

PON

ENTS

PER

INTE

GR

ATE

D F

UN

CTI

ON

Electronics, April 19, 1965.

EE14126

EECS141 26Lecture #1

Evolution in ComplexityEvolution in Complexity

EE14127

EECS141 27Lecture #1

Transistor CountsTransistor Counts

Doubles every 2 years

Transistor Counts in Intel's Microprocessors

0.001

0.01

0.1

1

10

100

1000

1970 1975 1980 1985 1990 1995 2000 2005

Tran

sist

ors

[in m

illio

ns]

4004

80088080

80868088

80286 386DX

486DX486DX4

PentiumPentium Pro

Pentium II

Pentium MMX

Pentium III

Pentium 4

Itanium

Itanium II

Core2

EE14128

EECS141 28Lecture #1

FrequencyFrequency

Has been doublingevery 2 years, but is now slowing down

Frequency Trends in Intel's Microprocessors

0.1

1

10

100

1000

10000

1970 1975 1980 1985 1990 1995 2000 2005

Freq

uenc

y [M

Hz]

40048008

8080

8086

8088

80286386DX

486DX 486DX4

PentiumPentium Pro

Pentium II

Pentium MMX

Pentium III

Pentium 4

ItaniumItanium II

Core2

EE14129

EECS141 29Lecture #1

Power Dissipation Prediction (2000)Power Dissipation Prediction (2000)5KW

18KW

1.5KW 500W

400480088080

80858086

286386

486

Pentium® proc

0.1

1

10

100

1000

10000

100000

1971 1974 1978 1985 1992 2000 2004 2008Year

Pow

er (W

atts

)

Courtesy, Intel

Did this really happen?

EE14130

EECS141 30Lecture #1

Power Dissipation DataPower Dissipation Data

Has been > doublingevery 2 years

Has to stay ~constant

Power Trends in Intel's Microprocessors

0.1

1

10

100

1000

1970 1975 1980 1985 1990 1995 2000 2005

Pow

er [W

]

4004

8008 8080

8086

8088

80286

386DX

486DX

Pentium

Pentium Pro

Pentium II

Pentium IIIPentium 4

ItaniumItanium II Core 2

EE14131

EECS141 31Lecture #1

Cause: Power DensityCause: Power Density

400480088080

8085

8086

286 386486

Pentium® procP6

1

10

100

1000

10000

1970 1980 1990 2000 2010Year

Pow

er D

ensi

ty (W

/cm

2)

Hot Plate

Nuclear Reactor

Rocket Nozzle

S. Borkar

Sun’s Surface

Power density too high for cost-effective coolingPower density too high for cost-effective cooling

EE14132

EECS141 32Lecture #1

Not enough coolingNot enough cooling……

*Pictures from http://www.tomshardware.com/2001/09/17/hot_spot/

EE14133

EECS141 33Lecture #1

Not Only MicroprocessorsNot Only Microprocessors

Digital Cellular Market(Phones Shipped)

1996 1997 1998 1999 2000

Units 48M 86M 162M 260M 435M Analog Baseband

Digital Baseband(DSP + MCU)

PowerManagement

Small Signal RF

PowerRF

(data from Texas Instruments)(data from Texas Instruments)

CellPhone

EE14134

EECS141 34Lecture #1

Challenges in Digital DesignChallenges in Digital Design

“Microscopic Problems”• Ultra-high speed design• Interconnect• Noise, Crosstalk• Reliability, Manufacturability• Power Dissipation• Clock distribution.

Everything Looks a Little Different

“Macroscopic Issues”• Complexity• Time-to-Market• Millions of Gates• High-Level Abstractions• Reuse & IP: Portability• Predictability• etc.

…and There’s a Lot of Them!

∝ DSM ∝ 1/DSM

?

EE14135

EECS141 35Lecture #1

Productivity TrendsProductivity Trends

1

10

100

1,000

10,000

100,000

1,000,000

10,000,000

2003

1981

1983

1985

1987

1989

1991

1993

1995

1997

1999

2001

2005

2007

2009

10

100

1,000

10,000

100,000

1,000,000

10,000,000

100,000,000Logic Tr./ChipTr./Staff Month.

xxxx

xx

x21%/Yr. compound

Productivity growth rate

x

58%/Yr. compoundedComplexity growth rate

10,000

1,000

100

10

1

0.1

0.01

0.001

Logi

c Tr

ansi

stor

per

Chi

p(M

)

0.01

0.1

1

10

100

1,000

10,000

100,000

Prod

uctiv

ity(K

) Tra

ns./S

taff

-Mo.

Source: Sematech

Complexity outpaces design productivity

Com

plex

ity

Courtesy, ITRS Roadmap

EE14136

EECS141 36Lecture #1

Why Scaling?Why Scaling?Technology shrinks by 0.7/generationWith every generation can integrate 2x more functions per chip; chip cost does not increase significantlyCost of a function decreases by 2xBut …

How to design chips with more and more functions?Design engineering population does not double every two years…

Hence, a need for more efficient design methodsExploit different levels of abstraction

EE14137

EECS141 37Lecture #1

Design Abstraction LevelsDesign Abstraction Levels

n+n+S

GD

+

DEVICE

CIRCUIT

GATE

MODULE

SYSTEM

EE14138

EECS141 38Lecture #1

Next LectureNext Lecture

Introduce basics of integrated circuit manufacturing and cost