Quantum Data, Inc. 2111 Big Timber Road Elgin, IL 60123 USA Phone (847) 888-0450 Fax (847) 888-2802 ...

Quantum Data, Inc. 2111 Big Timber Road Elgin, IL 60123 USA Phone (847) 888-0450 Fax (847) 888-2802 www.quantumdata.com

quantum data

Quantum Data - Overview Mission Statement

– Quantum Data invents test instruments that help manufacturers bring next-generation audio, video, and control products to market – faster and without interoperability problems.

History– Quantum Data was founded in 1979 by Allen and Ann

Jorgensen and has been at the leading edge of programmable video test generator technology since its inception. Over the years, the company has expanded the scope of its products to include other types of video test equipment.

– You’ll find Quantum Data instruments in the Authorized Test Centers and design laboratories and production facilities of major consumer electronics and information technology manufacturer’s throughout the world.


quantum data

DisplayPort - Overview General

– A Video Electronics Standards Association (VESA) Standard.

– DisplayPort is a digital display interface standard (approved May 2006, current version 1.1 approved in April of 2007).

– Defines a new license-free, royalty-free, state-of-the-art digital audio/video interconnect.

– Envisioned to replace both DVI and VGA interface. Applications

– Connecting a computer and its display.– Connects PCs, computer monitors, graphic cards.– Can be used for internal display panels.– TV displays.– Projectors.


quantum data

DisplayPort - Architecture


quantum dataDisplayPort – Aux Channel Operation Aux Channel provides

– Device services (Content Protection & EDID)– Device services over I2C emulation

Content Protection (HDCP) EDID

– Link services (link training) - Negotiates how DisplayPort devices communicate during link training, including:

Number of Lanes (1, 2, 4) Lane Rate (1.62Gb/s or 2.7Gb/s) Equalization Levels

Aux Channel Operation– AUX CH of DisplayPort is a half-duplex, bi-directional

channel– Source device is the master - AUX CH Requester– Sink device is the slave - AUX CH Replier – Source device initiates request transactions– Sink device responds with a reply transaction


quantum dataDisplayPort – Two Hot Plug Types IRQ (interrupt request) pulse - 0.5ms to

1ms– Source Device must read the link / sink

status field of the DPCD and take corrective action.

Hot plug event pulse - longer than 2ms– Source must read the receiver capability

field and link / sink status field of the DPCD and take corrective action.


quantum dataDisplayPort – Test Requirements Physical layer testing (main link and aux

channel) Pattern testing – Timings and test patterns Link layer testing – Compliance and debug

tools HDCP testing – Compliance and production Functional testing – Signal analysis, EDID, etc. DDC/CI (MCCS)


quantum dataQuantum Data’s DisplayPort Test Solutions Pattern testing

– Supports VESA timings up to 268MHz pixel rates (higher pixel rates supported soon).– Over 300 test patterns with the ability to create custom patterns and bitmaps, animated

images. Configurability

– One (1), 2 & 4 lane configurations with user-specified selection of each to override link training.

– Lane rates of 1.62Gb/s & 2.7Gb/s with user-specified selection of each to override link training.

– Standard configurability of 880 series Link layer compliance testing, for…

– Sources devices.– Sinks devices.– HTML reports provide pass/fail status and test details (coming soon).

HDCP testing– Compliance Testing for…

Sink devices – approved by VTM (for VESA) as an authorized tool. Source devices (coming soon) and production.

– Production Testing for… Sink devices.

– HTML reports provide pass/fail status and test details (coming soon). Aux channel sniffer (coming soon)

– Logs link layer transactions such as link training– Logs HDCP, EDID & hot plug circuit transactions– Messaging interface supports for real time analysis or post test analysis

EDID viewing– On connected display– HTML report


quantum dataPattern Testing of DisplayPort Sinks Timings (formats) - Supports VESA timings up

to 268MHz pixel rates (higher pixel rates/resolutions supported soon).– Discrete Mode Timing (DMT)– Coordinated Video Timing (CVT)

Test patterns– Over 300 standard static and animated test patterns– ImageShift – animate any static test pattern– Import bitmaps and jpegs– Create custom images with graphics SDK API


quantum data880 Series DisplayPort Configurations 882E Series configurations supported

– DisplayPort Tx card– DisplayPort Tx card with Rx card– (coming soon) DisplayPort Tx card with ACA

(aux channel sniffer) (Future) 880 Series possible

configurations– DisplayPort Tx card & Rx card & ACA card

(aux channel sniffer)– DisplayPort Tx card & Rx card & HDMI Tx


quantum data880 Series DP Programmability One (1), 2 and 4 lane configurations with user-

specified selection of each to override link training.

Lane rates of 1.62Gb/s & 2.7Gb/s with user-specified selection of each to override link training.

Standard configurability offered by 880 series, including:– Timing parameters such as vsync, hsync, resolution, etc.– Bit depths: 6, 8 & 10– Sampling modes: 4:4:4 & 4:2:2– Color component gating– Colorimetry: RGB or YCbCr– Component scaling – ramp up/down color component

values throughout entire range


quantum dataDisplayPort – Link Layer Testing Link layer compliance testing of sink devices. Runs link layer compliance test (per spec) on

sink devices in batch mode or individually through command line. The following tests are performed:5.2.1.1 Read One Byte from Valid DPCD Address 5.2.1.2 Read Twelve Bytes from Valid DPCD Address5.2.1.3 Write One Byte to Valid DPCD Address5.2.1.4 Write Nine Bytes to Valid DPCD Addresses5.2.1.5 Write Nine Bytes to Read-Only DPCD Address5.2.1.6 Write EDID Offset (One Byte I2C-Over-Aux Write)5.2.1.7 Read One EDID Byte (One Byte I2C-Over-Aux Read)5.2.1.8 EDID Read (1 Byte I2C-Over-Aux Segment Write, 1 Byte I2C-Over-Aux Offset Write, 128 Byte I2C-Over-Aux Read)5.2.1.9 Illegal Aux Request Syntax5.2.2 EDID Read5.3.1.1 Successful Link Training at All Supported Lane Counts and Link Speeds5.3.1.2 Successful Link Training with Request of Higher Differential Voltage Swing during Clock Recovery Sequence5.3.1.3 Successful Link Training to a Lower Link Rate Due To Clock Recovery Lock Failure During Clock Recovery Sequence5.3.1.4 Successful Link Training with Request of a Change to Pre-Emphasis And/Or5.3.1.5 Successful Link Training at Lower Link Rate Due to Loss of Symbol Lock During Channel 5.3.1.6 Lane Count Reduction5.3.1.7 Lane Count Increase5.3.2.1 IRQ_HPD Pulse Due to Loss of Symbol Lock and Clock Recovery Lock5.3.2.2 IRQ HPD Pulse Due to Loss of Inter-lane Alignment Lock5.4.1.1 Pixel data reconstruction5.4.1.2 Main Stream Data Unpacking and Unstuffing – Least Packed TU5.4.1.3 Main Stream Data Unpacking and Unstuffing – Most Packed TU5.4.2 Main Video Stream Format Change Handling


quantum dataDisplayPort – Link Layer Testing Link layer compliance testing for source devices. Runs link layer compliance test (per spec) on

source devices in batch mode or individually through command line. The following tests are performed:

4.2.1.1 Source DUT Retry on No-Reply During Aux Read after Hot Plug Event4.2.1.2 Source Retry on Invalid Reply During Aux Read after Hot Plug Event4.2.2.1 EDID Read upon Hot Plug Event4.2.2.2 DPCD Receiver Capability Read upon Hot Plug Event4.2.2.3 EDID Read4.2.2.4 EDID Absence Detection4.2.2.5 EDID Corruption Detection4.3.1.1 Successful Link Training Upon Hot Plug detect4.3.1.2 Successful Link Training at All Supported Lane Counts and Link Speeds4.3.1.3 Successful Link Training with Request of Higher Differential Voltage Swing during Clock Recovery Sequence4.3.1.4 Successful Link Training to a Lower Link Rate #1: Iterate at Maximum Voltage Swing4.3.1.5 Successful Link Training to a Lower Link Rate #2: Iterate at Minimum Voltage Swing4.3.1.6 Successful Link Training with Request of a Higher Pre-emphasis Setting During Channel Equalization Sequence4.3.1.7 Successful Link Training at Lower Link Rate due to Loss of Symbol Lock During Channel Equalization Sequence4.3.1.8 Unsuccessful Link Training at Lower Link Rate #1: Iterate at Maximum Voltage Swing4.3.1.9 Unsuccessful Link Training at Lower Link Rate #2: Iterate at Minimum Voltage Swing4.3.1.10 Unsuccessful Link Training due to Failure in Channel Equalization Sequence4.3.1.11 Lane Count Reduction4.3.1.12 Lane Count Increase4.3.2.1 Successful Link Re-training After IRQ HPD Pulse Due to Loss of Symbol Lock4.3.2.2 Successful Link Re-training After IRQ HPD Pulse Due to Loss of Clock Recovery4.3.2.3 Successful Link Re-training After IRQ HPD Pulse Due to Loss of Inter-lane4.3.2.4 No link re-training required after IRQ HPD pulse4.4.1.1 Pixel Data Steering4.4.1.2 Main Stream Data Packing and Stuffing – Least Packed TU4.4.1.3 Main Stream Data Packing and Stuffing – Most Packed TU4.4.2 Main Video Stream Format Change Handling


quantum data

DisplayPort – HDCP Testing Compliance Testing

– Sink devices – approved by VTM (for VESA) as an authorized tool

– (coming soon) Source devices Production Test

– Sink devices


quantum data

DisplayPort – HDCP Testing Sample of HDCP

Compliance Test report – Summary Page.


quantum data

DisplayPort – HDCP Testing Sample of HDCP

Compliance Test report. Details Page


quantum dataDisplayPort - Aux Channel Sniffer Logs link layer transactions such as link

training Logs device I2S transactions such as HDCP,

EDID & hot plug Messaging interface support for real time

analysis or post-test analysis


quantum dataDisplayPort - Aux Channel Sniffer Link transactions

showing Link Training

S A M

P L

E O

N L

Y

S A M

P L

E O

N L

Y


quantum dataDisplayPort - Aux Chan Sniffer (HDCP/EDID) Device

transactions showing

– EDID– HDCP

S A M

P L

E O

N L

Y

S A M

P L

E O

N L

Y


quantum data

DisplayPort – EDID Testing EDID viewing/testing

– On connected display– HTML report


quantum dataQuantum Data DisplayPort Roadmap Signal analysis for source tesing

– Timing measurements – measures resolution (active/blanking) and vertical and horizontal sync rates

– Pixel error testing – compares received frames vs reference frame

– Image capture – display component values EDID Emulation

– EDID Editor support DDC/CI (MCCS)

– Command GUI– Message logging through ACA

Audio– Audio signal generation

Quantum Data, Inc. 2111 Big Timber Road Elgin, IL 60123 USA Phone (847) 888-0450 Fax (847) 888-2802 ...

Documents

Transcript of Quantum Data, Inc. 2111 Big Timber Road Elgin, IL 60123 USA Phone (847) 888-0450 Fax (847) 888-2802 ...