MIPI IP Modules for SoC Prototyping
-
Upload
arasan-chip-systems -
Category
Technology
-
view
411 -
download
2
description
Transcript of MIPI IP Modules for SoC Prototyping
![Page 1: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/1.jpg)
MIPI® PHY Modules for SoC Development, Validation and Compliance Testing
Surender SharmaSam W. Beal
Arasan Chip Systems
![Page 2: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/2.jpg)
Surender SharmaArasan Chip Systems
(408) [email protected]
Sam W. BealArasan Chip Systems
(408) [email protected]
![Page 3: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/3.jpg)
MIPI PHY Modules for SoC Development, Validation and
Compliance Testing
MIPI Interfaces are used in a wide range of mobile devices, from smartphones to tablets with new applications emerging beyond mobile. SoC designers typically use FPGA-based prototyping boards for design, debug, validation and compliance.
Low-power high-speed SLVS I/Os for camera, display and storage (CSI, DSI, UFS) are typically not supported by FPGA vendors. Arasan has developed PHY modules to support this need.
Slide 3
![Page 4: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/4.jpg)
Outline
D-PHY and M-PHY Overview
Hardware PrototypingUse CasesArasan UFS HVP System
Arasan PHY ModulesD-PHY Module, System ExampleM-PHY Module, System Example
Summary
Slide 4
![Page 5: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/5.jpg)
What is D-PHY?
D-PHY OverviewMIPI defined I/O for display (DSI) and camera (CSI)
High-speed (HS) Low Power (LP) ModesHS SLVS 200mV differential up to 1.5GbpsLP LVCMOS 1.2V single-ended low speedSeparate clock and data lanes (up to 4 data lanes)
Not supported in standard FPGAs
Slide 5
![Page 6: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/6.jpg)
D-PHY Functional Diagram
Slide 6
![Page 7: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/7.jpg)
What is M-PHY?
M-PHY Overview• MIPI defined I/O for high speed and very low power• Adopted by JEDEC for next generation mobile storage (UFS)• Adopted by PCI-SIG for mobile PCIe• Adopted by USB for USB 3 chip to chip (SSIC)
High-speed / Low Power / Low pin count• 1 or 2 lanes SerDes• HS 1.2Gbps – 5.9Gbps (Gear 1, 2, 3)• LS 10Kbps – 576Mbps (Gear 0-7)
Not supported in standard FPGAs
Slide 7
![Page 8: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/8.jpg)
M-PHY Module InterfaceReference MPHY Module Interface (RMMI)
Physical Media Interface
Slide 8
![Page 9: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/9.jpg)
Hardware Prototyping – Use Cases
HostBoard
PHYTarget
PHY
Early Software Development
SoC Validation
SoC Demonstration
Compliance Testing
Slide 9
![Page 10: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/10.jpg)
Arasan UFS HVP Example
Memory CPU FPGA
Host Platform
ConnectivityIP BoardMotherboard
UFS Device or Host
Software Stack and Drivers for Linux
UFS & UniPro
Host RTL IP
M-PHYDigital & Analog IP
Device Platform
FPGA
Connectivity IP Board
MemoryCPU
Motherboard
UFS Device or Host
Software Stack and Drivers for Linux
UFS & UniPro DeviceRTL IP
M-PHYDigital & Analog IP
Hardware Platform Enables Early Software Development & Device Testing
Slide 10
![Page 11: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/11.jpg)
D-PHY Module
D-PHYTest Chip
FMC Connector SMA Connectors
PHY Protocol Interface PPI Physical Media Interface
Slide 11
![Page 12: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/12.jpg)
D-PHY Module Example
DSI Configuration
Slide 12
![Page 13: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/13.jpg)
D-PHY Development – loopback test
Slide 13
![Page 14: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/14.jpg)
M-PHY Module
Slide 14
![Page 15: MIPI IP Modules for SoC Prototyping](https://reader036.fdocuments.net/reader036/viewer/2022062419/5584fc26d8b42ab8128b49fb/html5/thumbnails/15.jpg)
M-PHY Module
The board consists of ACS MIPI M-PHY test chipPower supply regulatorMultiple test points and mode switchesHigh speed SMA for differential signalingSamtec FMC for board to board connection
Slide 15