Lecture 10: Circuit Families - User page server for...
Transcript of Lecture 10: Circuit Families - User page server for...
![Page 1: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/1.jpg)
Lecture 10: Circuit Families
![Page 2: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/2.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 2
Outline Pseudo-nMOS Logic Dynamic Logic Pass Transistor Logic
![Page 3: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/3.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 3
Introduction What makes a circuit fast?
– I = C dV/dt -> tpd ∝ (C/I) ΔV – low capacitance – high current – small swing
Logical effort is proportional to C/I pMOS are the enemy!
– High capacitance for a given current Can we take the pMOS capacitance off the input? Various circuit families try to do this…
![Page 4: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/4.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 4
Pseudo-nMOS In the old days, nMOS processes had no pMOS
– Instead, use pull-up transistor that is always ON In CMOS, use a pMOS that is always ON
– Ratio issue – Make pMOS about ¼ effective strength of
pulldown network
![Page 5: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/5.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 5
Pseudo-nMOS Gates Design for unit current on output
to compare with unit inverter. pMOS fights nMOS
![Page 6: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/6.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 6
Pseudo-nMOS Gates Design for unit current on output
to compare with unit inverter. pMOS fights nMOS
![Page 7: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/7.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 7
Pseudo-nMOS Design Ex: Design a k-input AND gate using pseudo-nMOS.
Estimate the delay driving a fanout of H
G = 1 * 8/9 = 8/9 F = GBH = 8H/9 P = 1 + (4+8k)/9 = (8k+13)/9 N = 2 D = NF1/N + P =
![Page 8: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/8.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 8
Pseudo-nMOS Power Pseudo-nMOS draws power whenever Y = 0
– Called static power P = IDDVDD
– A few mA / gate * 1M gates would be a problem – Explains why nMOS went extinct
Use pseudo-nMOS sparingly for wide NORs Turn off pMOS when not in use
![Page 9: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/9.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 9
Ratio Example The chip contains a 32 word x 48 bit ROM
– Uses pseudo-nMOS decoder and bitline pullups – On average, one wordline and 24 bitlines are high
Find static power drawn by the ROM – Ion-p = 36 µA, VDD = 1.0 V
Solution:
![Page 10: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/10.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 10
Dynamic Logic Dynamic gates uses a clocked pMOS pullup Two modes: precharge and evaluate
![Page 11: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/11.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 11
The Foot What if pulldown network is ON during precharge? Use series evaluation transistor to prevent fight.
![Page 12: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/12.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 12
Logical Effort
![Page 13: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/13.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 13
Monotonicity Dynamic gates require monotonically rising inputs
during evaluation – 0 -> 0 – 0 -> 1 – 1 -> 1 – But not 1 -> 0
![Page 14: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/14.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 14
Monotonicity Woes But dynamic gates produce
monotonically falling outputs during evaluation
Illegal for one dynamic gate to drive another!
![Page 15: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/15.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 15
Domino Gates Follow dynamic stage with inverting static gate
– Dynamic / static pair is called domino gate – Produces monotonic outputs
![Page 16: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/16.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 16
Domino Optimizations Each domino gate triggers next one, like a string of
dominos toppling over Gates evaluate sequentially but precharge in parallel Thus evaluation is more critical than precharge HI-skewed static stages can perform logic
![Page 17: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/17.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 17
Dual-Rail Domino Domino only performs noninverting functions:
– AND, OR but not NAND, NOR, or XOR Dual-rail domino solves this problem
– Takes true and complementary inputs – Produces true and complementary outputs
sig_h sig_l Meaning 0 0 Precharged 0 1 ‘0’ 1 0 ‘1’ 1 1 invalid
![Page 18: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/18.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 18
Example: AND/NAND Given A_h, A_l, B_h, B_l Compute Y_h = AB, Y_l = AB Pulldown networks are conduction complements
![Page 19: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/19.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 19
Example: XOR/XNOR Sometimes possible to share transistors
![Page 20: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/20.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 20
Leakage Dynamic node floats high during evaluation
– Transistors are leaky (IOFF ≠ 0) – Dynamic value will leak away over time – Formerly miliseconds, now nanoseconds
Use keeper to hold dynamic node – Must be weak enough not to fight evaluation
![Page 21: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/21.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 21
Charge Sharing Dynamic gates suffer from charge sharing
![Page 22: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/22.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 22
Secondary Precharge Solution: add secondary precharge transistors
– Typically need to precharge every other node Big load capacitance CY helps as well
![Page 23: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/23.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 23
Noise Sensitivity Dynamic gates are very sensitive to noise
– Inputs: VIH ≈ Vtn
– Outputs: floating output susceptible noise Noise sources
– Capacitive crosstalk – Charge sharing – Power supply noise – Feedthrough noise – And more!
![Page 24: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/24.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 24
Power Domino gates have high activity factors
– Output evaluates and precharges • If output probability = 0.5, α = 0.5
– Output rises and falls on half the cycles
– Clocked transistors have α = 1 Leads to very high power consumption
![Page 25: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/25.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 25
Domino Summary Domino logic is attractive for high-speed circuits
– 1.3 – 2x faster than static CMOS – But many challenges:
• Monotonicity, leakage, charge sharing, noise Widely used in high-performance microprocessors in
1990s when speed was king Largely displaced by static CMOS now that power is
the limiter Still used in memories for area efficiency
![Page 26: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/26.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 26
Pass Transistor Circuits Use pass transistors like switches to do logic Inputs drive diffusion terminals as well as gates
CMOS + Transmission Gates: – 2-input multiplexer – Gates should be restoring
![Page 27: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/27.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 27
LEAP LEAn integration with Pass transistors Get rid of pMOS transistors
– Use weak pMOS feedback to pull fully high – Ratio constraint
![Page 28: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/28.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 28
CPL Complementary Pass-transistor Logic
– Dual-rail form of pass transistor logic – Avoids need for ratioed feedback – Optional cross-coupling for rail-to-rail swing
![Page 29: Lecture 10: Circuit Families - User page server for CoEuser.engineering.uiowa.edu/~vlsi1/notes/lect10-ckt...10: Circuit Families CMOS VLSI Design 4th Ed. 4 Pseudo-nMOS In the old days,](https://reader034.fdocuments.net/reader034/viewer/2022042708/5ae6f2697f8b9a6d4f8d66a3/html5/thumbnails/29.jpg)
CMOS VLSI Design CMOS VLSI Design 4th Ed. 10: Circuit Families 29
Pass Transistor Summary Researchers investigated pass transistor logic for
general purpose applications in the 1990’s – Benefits over static CMOS were small or negative – No longer generally used
However, pass transistors still have a niche in special circuits such as memories where they offer small size and the threshold drops can be managed