Intr. to Mp 8088-8086_ Good Explanation
-
Upload
allanki-sanyasi-rao -
Category
Documents
-
view
135 -
download
0
Transcript of Intr. to Mp 8088-8086_ Good Explanation
Introduction to Microprocessor 8088/8086
Embedded System Course
What is a Computer?
• Central Processing Unit (CPU) – Executes the programs
• Primary Memory – Stores programs and data
• Input/Output Devices – Allow CPU to communicate with
external hardware • System Bus
– Connects everything together – Address, Data, Control signals
Embedded System Course
What is a Computer?
Data Bus
Address Bus
Control Bus
Processor
Memory I/O
Embedded System Course
Von Neumann Model
• Roots of the modern PC go back to the 1940’s• John Von Neumann proposed this design:
– CPU– Input – Output– Working Memory– Permanent Memory
Embedded System Course
Von Neumann Model
Embedded System Course
The Microprocessor
• The silicon chip that contains the CPU where most calculations take place
• Microprocessors are distinguished by 3 characteristics– Instruction set: the set of instructions that the
microprocessor can execute– Bandwidth: the number of bits processed in
each instruction– Clock speed: (MHz) It determines how many
instructions/second the processor can execute
Embedded System Course
Role of The Microprocessor
• Fetch the Instruction from the memory• Fetch the operands of the Instruction• Decode the Instruction• Execute the Instruction• Output the results
• CPU continuously does the (Fetch-Decode-Execute) Cycle
Embedded System Course
Microprocessor Architecture Basic Components
• CPU Registers– special memory locations constructed
from flip-flops and implemented on-chip – e.g., accumulator, count register, flag
register
• Arithmetic and Logic Unit (ALU)– ALU is where most of the action take
place inside the CPU
Embedded System Course
Microprocessor Architecture Basic Components
• Bus Interface Unit (BIU)– responsible for controlling the address
and data busses when accessing main memory and data in the cache
• Control Unit and Instruction Set– CPU has a fixed set of instructions to
work on, e.g., MOV, CMP, JMP
Embedded System Course
Microprocessor Architecture Instruction processing
• Processing of an instruction by microprocessor consists of three basic steps 1. fetch instruction from the memory2. decode the instruction3. execute (usually involves accessing the memory for
getting operands and storing results)
• Operation of an early processor like the Intel 8085
Fetch1
Decode1
Execute1
Fetch2
Decode2
Execute2
…...
Busy Idle Busy …...Busy Idle Busy
Microprocessor
Bus
Embedded System Course
Microprocessor Architecture Instruction processing
• Modern microprocessors can process several instructions simultaneously at various stages of execution– this ability is called pipelining
• Operation of a pipelined microprocessor like the Intel 80486
Embedded System Course
Microprocessor Architecture Instruction processing
Fetch1
Fetch2
Fetch5
Fetch3
Fetch4
Store1
Fetch6
Fetch7
Read2
Decode1
Decode2
Decode3
Decode4
Decode5
Decode6Idle Idle
Execute1 Idle
Execute2
Execute3
Execute4
Execute5
Execute6
GenerateAddress
1
GenerateAddress
2
Bus Unit
Instruction Unit
Execution Unit
Address Unit
Embedded System Course
System Architecture
Address Bus
Data Bus(16 bit)
Control Bus
8086System
A19
A0
D15
D0
RD/WRMemory
I/O
To memoryand I/O
Address Bus provides a memory address to system memory andI/O address to system I/O devices
Data Bus transfers data between the microprocessor and the memory and I/O attached to the system
Control Bus provides control signals that cause memory or I/O devices to perform a read or write operation
Embedded System Course
The 8086 family of Microprocessors
Embedded System Course
Processor Data and Address Bus SizesExamples
Processor
8088
8086
80286
80386dx
80486
80586/Pentium (Pro)
Data Bus
8
16
16
32
32
64
Address Bus
20
20
24
32
32
32
Max Addressable Memory
1,048,576 (1Mb)
1,048,576 (1Mb)
16,777,21 (16Mb)
4,294,976,296 (4Gb)
4,294,976,296 (4Gb)
4,294,976,296 (4Gb)
Embedded System Course
Memory
• Microprocessor addresses a maximum of 2n different memory locations, where n is a number of bits on the address bus
• Logical Memory– 80x86 supports byte addressable memory– byte (8 bits) is a basic memory unit– e.g., when you specify address 24 in memory, you get
the entire eight bits– when the microprocessors address a 16-bit word of
memory, two consecutive bytes are accessed
Embedded System Course
Memory (cont.)
• Physical Memory– The physical memories of 80x86 family differ in
width• e.g., 8088 memory is 8 bits wide, • 8086, 80286 memory is 16 bits wide, and • 80386dx, 80486 memory is 32 bits wide
– for programming there is no difference in memory width, because the logical memory is always 8-bit wide
– memory is organized in memory banks• a memory bank is an 8-bit wide section of the memory• e.g., the 16-bit microprocessors contain two memory banks
to form 16-bit wide section of memory that is addressed as bytes or words
Embedded System Course
The Memory Subsystem
• What is a memory location?– The 80x86 family support Byte Addressable Memory (a
byte is the basic memory unit)
• With an address bus of size n, the processor can address a maximum of 2n memory locations– ex:ample: with 20, 24, and 32 address lines, the
80x86 can address 1Mbyte, 16Mbytes, and 4Gbytes
• What is the effect of the C statements:– Memory[125] = 0; A = Memory[125]; ?
Embedded System Course
Embedded System Course
The Memory Subsystem
• What happens when when want to access a word?
• The 80x86 family solution of a word: L.O byte in the specified address and the H.O byte in the consecutive address.– A word consumes 2 consecutive memory
locations
– A double consumes 4 consecutive memory locations
Embedded System Course
The Memory Subsystem
• But we can have a possibility of overlap!• Solutions:• 8088 and 80188 have 8 bits data bus: 2
memory operations to access a word, 4 to access a double
• 8086, 80186, 80286, and 80386sx have 16 bits data bus: Faster Memory Access– Use of 2 banks (Even and Odd banks)
Embedded System Course
Embedded System Course
16 bit Processor Memory Access
• Accessing a word at an Even numbered addresses: 1 memory operation
• Accessing a word at Odd numbered addresses: 2 memory operations
• Only even addressed appear on the address bus
Embedded System Course
Embedded System Course
16 bit Processor Memory Access
• What happened when the CPU tries to access a word at the odd address 125?
– Byte 125 is read and placed in H.O, address Buss has 124
– Byte 126 is read and places in L.O, address Bus has 126
– Internal Swap of the 2 bytes
Embedded System Course
32 bit Processors
32 bit processors (80386, 80486, and Pentium) use four banks of memory connected to the 32 bit data bus
Can access a double word in a one memory operation
Embedded System Course
Physical Memory System Example (16 bit microprocessor)
FFFFFF
FFFFFD
FFFFFB
000005
000003
000001
8 bits
High Bank(odd bank)
D15 - D8
FFFFFE
FFFFFC
FFFFFA
000004
000002
000000
8 bits
Low Bank(even bank)
D7- D0
Embedded System Course
Accessing Data in Memory Example (16 bit microprocessor)
• Accessing word from an even address - L.O. byte from the address specified and the H.O. byte from the next consecutive address
• What if you access a word on an odd address?
Embedded System Course
Accessing Data in Memory Example (16 bit microprocessor)
• Example: access memory on address 125, i.e., we want to access data on address 125 (L.O.) and 126 (H.O.)
– this requires two memory operations
• read byte on address 125
• read byte on address 126
• swap the positions of these bytes internally since both entered the CPU on the wrong half of the data bus
– 80x86 CPUs recognize this and perform transfer automatically
Embedded System Course
Accessing Data in Memory Example (16 bit microprocessor)
• Your programs can access words at any address and the CPU will properly access and swap the data in memory
• Think about the speed of your program when accessing words at odd addresses
Embedded System Course
Memory Data Types
• Numbers – bit (e.g., 1) ; nibble = 4 bits – DB: byte = octet = 8 bits – DW: Word = 2 bytes = 16 bits (80x86 terminolog
y) – DD: DoubleWord = 4 bytes = 32 bits (80x86 ter
minology) – Intel uses little endian format (i.e., LSB at lower
address) – Signed Integers (2's complement)
Embedded System Course
Memory Data Types
• Text – Letters and characters (7-bit ASCII
standard), e.g., 'A'=65=0x41
– Extended ASCII (8-bit) allows for extra 128 graphics/symbols)
– Collection of characters = Strings
– Collection of Strings = Documents
Embedded System Course
Memory Data Types (cont.)
• Programs – Commands (MOV, JMP, AND, OR, NOT)
– Collections of commands = subroutines
– Collection of subroutines = programs
• Floating point numbers (covered later)
• Images (GIF, TIF, JPG, BMP)
• Video (MPEG, QuickTime, AVI)
• Audio (voice, music)
Embedded System Course
Example of Memory with Stored Data
Address Data (8-bits) Interpretation 0xFFFFF ... 0x75000 0x55 byte ... 0x70009 '$’ String 0x70008 '1' 0x70007 ‘9’ 0x70006 ‘2’ 0x70004 ‘E’ 0x70003 ‘C’ 0x70002 ‘E’ ... 0x60511 0x12 Word 0x60510 0x34 0x6050F 0x12 Word 0x6050E 0x34 0x6050D 0x12 Word 0x6050C 0x34 ... 0x55504 0xFE JE-2 Program 0x55003 opcode 0x55002 0x02 ADD AL,2 0x55001 opcode ... 0x00000
3x1 integer array of 16-bit words
Registers暫存器
Embedded System Course
What is a register?
• A storage element inside the microprocessor
• Almost all the operations would involve using registers
• The 8086 has 14 16 bit registers– 4 general purpose registers AX, BX, CX, and DX– 4 addressing registers SI, DI, SP, and BP– 4 segmentation registers CS, DS, SS and ES– Instruction pointer IP– Flags register
Embedded System Course
The 8086 family of Microprocessors
Embedded System Course
Programming ModelRegisters
Note:32 bit registers are not available on 8086, 8088, 80286
Embedded System Course
Programming ModelRegisters (examples)
• General-Purpose Registers
– AX (accumulator) often holds the temporary result after an arithmetic and logic operation
– BX (base) often holds the base (offset) address of data located in the memory
Embedded System Course
The General Purpose Registers
• AX: a 16 bit register, called the Accumulator register
• It consists or 2 8 bits registers: AL and AH
• AH: The high order 8 bits• AL: The low order 8 bits
AH AL
AX
Embedded System Course
The General Purpose Registers (Cont…)
• CX: (CH,CL) The Counter register
• BX: (BH,BL) The Base register
• DX: (DH,DL) The Data register
• If AX = 0F63H what would be the values of AL and AH?
Embedded System Course
索引暫存器 :SI 、 DI
• SI :來源索引暫存器。DI :目的索引暫存器。
• 16 位元暫存器,功能同 bx 可間接定址,但不能化分成兩個 8 位元。
Embedded System Course
Programming ModelRegisters
• Pointer and Index Registers
– SP (stack pointer) used to address data in a LIFO (last-in, first-out) stack memory
– BP (base pointer) often used to address an array of data in the stack memory
Embedded System Course
堆疊、基底暫存器 :SP 、 BP
• SP: 堆疊指標暫存器。• BP: 基底指標暫存器。
– SP 是堆疊指標,當使用 push 指令時, sp會加 2,而執行 pop 時 sp 會減 2。
– BP 是可間接定址的暫存器,不過通常用於堆疊段,如 mov ax,ss:[bp] 。
•註 :mov ax,ss:[bp] 中的 ss 為區段(或稱節段 )暫存器,若省略時,則會取 ds 段的資料。
Embedded System Course
旗標暫存器: FLAG
• 16 位元暫存器,先將它轉成 2進制來看。
– AF :輔助進位旗標。 CF:進位旗標。– OF :溢位旗標。 SF:符號 (負號 )旗標。– PF :奇偶旗標。 ZF:零值旗標。
Embedded System Course
Programming ModelFlag Register
• Flags indicate the condition of the microprocessor as well as its operation
• The flag bits change after many arithmetic and logic instructions execute
• Example flags,– C(carry) indicates carry after addition or a borrow
after subtraction
– O(overflow) is a condition that can occur when signed numbers are added or subtracted
– Z(zero) indicates that the result of an arithmetic or logic operation is zero
Embedded System Course
The Flags Register
• A special register that provides information about the last executed instruction
• The arithmetic flags: 5 bits that indicate the results of arithmetic and related operations– O-flag, S-flag, Z-flag, A-flag, and the C-flag
• Which flag(s) is affected by those instructions?– MOV AL, 3H– MOV BL, 2H– INC BL– SUB AL,BL
Embedded System Course
旗標暫存器( cont. )
– DF :方向旗標。 IF :中斷旗標。– TF :單步旗標。
Embedded System Course
Programming ModelSegment Registers
• Segment registers generate memory addresses along with other registers in the microprocessor
• CS(code) defines the starting address of the section of memory-holding code(programs and procedures used by programs)
• DS(data) a section of memory that contains most data used by a program
Embedded System Course
Programming ModelSegment Registers
• ES(extra) an additional data segment
• SS(stack) defines the area of memory used for the stack
• FS and GS available on 80386 and 80486 allow two additional memory segments for access by programs
Embedded System Course
節段或區段暫存區 :CS 、 DS 、 ES 、SS 、 FS 、 GS
• 程式區段 CS: 如 IP 所執行位址都是 CS程式區段的內容。
• 資料區段 DS: 如 mov ax,[bx] 間接定址法所指都是資料段的資料。
• 額外區段 ES: 如 mov ax,es:[di] 利用間接定 址法取其他區段記憶體資料時。
• 堆疊區段 SS: 如 SP 堆疊資料,都是指在堆疊 段的。
• 額外區段 FS:新增區段暫存器。• 額外區段 GS:新增區段暫存器。
Memory Addressing
Embedded System Course
Real Mode Memory Addressing
• 80286 - 80486 microprocessors operate in either the real or protected mode
• 8086, 8088, and 80186 only operate in the real mode
• Real mode operation allows the microprocessor to only address the first 1M byte of memory space (even if it is an 80486 microprocessor)
Embedded System Course
Real Mode Memory Addressing
• All 80x86 processors operates in the real mode by default
• All real mode memory addresses consist of a segment address plus an offset address– the segment address (in one of the segment
registers) defines the beginning address of any 64K byte memory segment
– the offset address selects a location within the 64K byte memory segment
Embedded System Course
Segmented Memory
• A mechanism that allows the extend the addressability of a Processor
• In case of 8086, it allowed the processor to extend the maximal addressable memory from 64K to 1megabyte!!
• It uses 2 components to specify memory locations: a segment value and an offset value within that segment.
Embedded System Course
Why such a scheme?
• Respecting the self imposed 6 bytes for instructions in the 8086 Processor
• Ability To attach blocks of variables (segments) with a particular piece of code (Routines)
Embedded System Course
More on segmentation
• In the 8086 processor each 20bit address is expressed as:– 16 bit segment – 16 bit offset– Example: 2000H:0BAFH
• Converting a segmented address to the actual address:– Add a 0 to the right hand side of the segment– Add to this the offset– Example: 020A:1BCD =>> 020A0H +1BCDH =
036DH
Embedded System Course
Segment Registers
• 4 16 bit segment register• CS: Memory segment containing
program instructions• DS: Memory segment containing data
items• SS: Memory segment containing
working memory• ES: Memory segment used during the
access of sequences of characters by special instructions
Embedded System Course
Offsets of Segment Registers
Object Segment OffsetInstruction CS IP
Program data item DS Explicit, BX,SI, or DI
Working storage item SS SP or BP
Member of character sequence ES DI
Embedded System Course
Real Mode Memory Addressing (cont.)
• Generation of 20-bit linear address from a segment:offset address
• in the real mode, each segment register (16 bits) is internally appended with a 0h on its rightmost end (i.e., the segment is shifted left by 4 bits)
• The segment and the offset are then added to form 20-bit memory address.
Embedded System Course
Real Mode Memory Addressing Examples• (1) Linear address for Segment:Offset
= 2222:3333 = 25553
Segment:offset address for Linear address=25553:
• Many Answers - One possibility: 2222:3333
• Many Answers - One possibility: 2000:5553
Embedded System Course
Real Mode Memory Addressing Examples• (2) Linear address for Segment:Offset
= 1200:F445 = 21445
Segment:offset address for Linear address=21445:
• Many Answers - One possibility: 1200:F445
• Many Answers - One possibility 2000:1445
Embedded System Course
Protected Mode Memory Addressing
• In 80286 and later processors the addressing capabilities of a microprocessor are extended by changing the function the CPU uses to convert a logical address to the linear address space
Embedded System Course
Protected Mode Memory Addressing
• the protected mode processors use a look up table to compute the physical address
• the segment value is used as an index into an array (segment descriptor table)
• the contents of the selected array element provides the starting address for the segment
• the CPU adds this value to the offset to obtain the physical address
Embedded System Course
Use of Segments
Embedded System Course
Peripherals
• Memory-mapped devices (special memory locations in the normal address space of the CPU)– BIOS: 0xF0000-0xFFFFF (bootstrap, I/O calls)– Video: 0xA0000-0xBFFFF and vBIOS: 0xC000
0-0xC7FFF • I/O mapped devices (sound card, com por
ts, parallel port) – I/O addresses different than Memory addresse
s– Address Range: 0x0000 - 0xFFFF (16-bit)
Embedded System Course
Peripherals
• Interrupts – Notifies the CPU when an event has
occurred • Timer [update clock] , serial I/O [input data],
Parallel I/O [ready] • Network adapter [packet arrived]