Fabrication of CMOS Integrated Circuits
-
Upload
vinay-goddemme -
Category
Documents
-
view
178 -
download
4
Transcript of Fabrication of CMOS Integrated Circuits
![Page 1: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/1.jpg)
Fabrication of CMOS Integrated Circuits
CHAPTER 4
John P. Uyemura
![Page 2: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/2.jpg)
Wafer Preparation
Thin Films
Photo-lithography
Cleaning
Front-EndProcesses
EtchIonImplantation
Planarization
Test &Assembly
DesignWaferPreparation
• Polysilicon Refining
• Crystal Pulling
• Wafer Slicing & Polishing
• Epitaxial Silicon Deposition
![Page 3: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/3.jpg)
Polysilicon Refining
Chemical Reactions Silicon Refining: SiO2 + 2 C Si + 2 CO Silicon Purification: Si + 3 HCl HSiCl3 + H2
Silicon Deposition: HSiCl3 + H2 Si + 3 HCl
Reactants H2 Silicon Intermediates H2SiCl2
HSiCl3
![Page 4: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/4.jpg)
Crystal PullingQuartz Tube
Rotating Chuck
Seed Crystal
Growing Crystal (boule)
RF or ResistanceHeating Coils
Molten Silicon(Melt)
Crucible
Materials Polysilicon Nodules * Ar * H2
* High proportion of the total product use
Process Conditions Flow Rate: 20 to 50 liters/min Time: 18 to 24 hours Temperature: >1,300 degrees C Pressure: 20 Torr
![Page 5: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/5.jpg)
3/15/98 PRAX01C.PPT Rev. 1.0
Wafer Slicing & Polishing
The silicon ingot is grown and individual wafers are sliced.
The silicon ingot is sliced into individual wafers, polished, and cleaned.
silicon wafer
p+ silicon substrate
![Page 6: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/6.jpg)
OXIDATION PROCESS IN FABRICATION
![Page 7: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/7.jpg)
WHAT IS OXIDATION?• It is a way to produce a layer of Silicon
dioxide on the surface of a wafer
• Normally referred to as “Thermal Oxidation”
• Process is done at very high temperatures
• Two types– Dry Oxidation– Wet Oxidation
![Page 8: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/8.jpg)
WHY SiO2 ?
• Has excellent dielectric properties
• One among the best insulators
• Relatively easy to obtain when compared to other insulators
• Unwanted SiO2 can be removed selectively to Si without any problems
• It is very stable and chemically inert
![Page 9: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/9.jpg)
• SiO2 is normally used
– As Gate oxides (thin layer insulating the gate and channel area)
– For electrical isolation between different layers on the chip
– For Masking– As Field oxides (thick layer insulating the
device from other devices on the chip)– For Passivation
![Page 10: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/10.jpg)
OXIDATION PROCESS
![Page 11: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/11.jpg)
![Page 12: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/12.jpg)
DRY OXIDATION• Requires temperature of 8000C to 11000C
• Slow process (about 10 hours for 700nm oxide)
• Easily controllable
• Si + O2 SiO2
• Pure high quality oxide
• Used for Gate oxide
![Page 13: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/13.jpg)
WET OXIDATION• Inlet gas is a mixture of water vapor and
oxygen
• Si + 2H2O SiO2 + 2H2
• Nearly 10 times faster than dry oxidation
• Temperatures of 7000C to 12000C
• Medium quality oxide
• Used for obtaining Field oxide
![Page 14: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/14.jpg)
![Page 15: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/15.jpg)
CVD• Chemical vapour deposition (CVD) is
used where Si cannot be directly oxidized • Wafer (substrate) is exposed to volatile
compounds (called precursors)• These react and decompose on the
substrate and produce the desired deposit• CVD can also be used for deposition of
– Polycrystalline Silicon– Silicon Nitride
![Page 16: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/16.jpg)
Detailed Description of First Photolithographic Steps Only
• Top View
• Cross-Section View
![Page 17: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/17.jpg)
A A’
B’B
C
C’
D
D’
![Page 18: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/18.jpg)
A A’
B’B
![Page 19: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/19.jpg)
A A’
B’B
![Page 20: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/20.jpg)
Bulk CMOS Process Description
• N-well process
• Single Metal Only Depicted
• Double Poly
![Page 21: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/21.jpg)
A A’
B’B
n-channel MOSFET
S
D
G
S
D
BG
![Page 22: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/22.jpg)
A A’
B’B
S
D
BG
W L
![Page 23: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/23.jpg)
A A’
B’B
n-channel MOSFET
Capacitor
p-channel MOSFET
Resistor
![Page 24: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/24.jpg)
A A’
B’B
N-well Mask
![Page 25: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/25.jpg)
A A’
B’B
N-well Mask
![Page 26: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/26.jpg)
~
Blank Wafer
p-doped Substrate
ExposeDevelop
Photoresistn-well Mask
Implant
~
A A’
B’B
![Page 27: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/27.jpg)
A-A’ Section
B-B’ Section
PhotoresistN-well MaskExposureDevelop
![Page 28: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/28.jpg)
A-A’ Section
B-B’ Section
Implant
![Page 29: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/29.jpg)
N-well Mask
A-A’ Section
B-B’ Sectionn-well
![Page 30: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/30.jpg)
A A’
B’B
Active Mask
![Page 31: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/31.jpg)
A A’
B’B
Active Mask
![Page 32: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/32.jpg)
Active Mask
A-A’ Section
B-B’ Section
Field Oxide Field Oxide Field Oxide
Field Oxide
![Page 33: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/33.jpg)
A A’
B’B
Poly1 Mask
![Page 34: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/34.jpg)
A A’
B’B
Poly1 Mask
![Page 35: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/35.jpg)
A A’
B’B
n-channel MOSFET
Capacitor
P-channel MOSFET
Resistor
![Page 36: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/36.jpg)
Poly 1 Mask
A-A’ Section
B-B’ Section
Gate Oxide Gate Oxide
![Page 37: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/37.jpg)
A A’
B’B
Poly 2 Mask
![Page 38: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/38.jpg)
A A’
B’B
Poly 2 Mask
![Page 39: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/39.jpg)
Poly 2 Mask
A-A’ Section
B-B’ Section
![Page 40: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/40.jpg)
A A’
B’B
P-Select
![Page 41: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/41.jpg)
A A’
B’B
P-Select
![Page 42: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/42.jpg)
P-Select Mask – n-diffusion
A-A’ Section
B-B’ Section
n-diffusion
![Page 43: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/43.jpg)
P-Select Mask – p-diffusion
A-A’ Section
B-B’ Section
p-diffusion
![Page 44: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/44.jpg)
A A’
B’B
Contact Mask
![Page 45: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/45.jpg)
A A’
B’B
Contact Mask
![Page 46: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/46.jpg)
Contact Mask
A-A’ Section
B-B’ Section
![Page 47: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/47.jpg)
A A’
B’B
Metal 1 Mask
![Page 48: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/48.jpg)
A A’
B’B
Metal 1 Mask
![Page 49: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/49.jpg)
Metal Mask
A-A’ Section
B-B’ Section
![Page 50: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/50.jpg)
A A’
B’B
Contact Mask
![Page 51: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/51.jpg)
A A’
B’B
Contact Mask
![Page 52: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/52.jpg)
Contact Mask
A-A’ Section
B-B’ Section
![Page 53: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/53.jpg)
A A’
B’B
Metal 1 Mask
![Page 54: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/54.jpg)
A A’
B’B
Metal 1 Mask
![Page 55: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/55.jpg)
Metal Mask
A-A’ Section
B-B’ Section
![Page 56: Fabrication of CMOS Integrated Circuits](https://reader035.fdocuments.net/reader035/viewer/2022081715/546f333fb4af9f1a048b46c0/html5/thumbnails/56.jpg)