DSP Builder v5.1.0
description
Transcript of DSP Builder v5.1.0
![Page 1: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/1.jpg)
© 2005 Altera Corporation
DSP Builder v5.1.0October 2005
![Page 2: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/2.jpg)
2© 2005 Altera Corporation - Confidential
Prerequisites Understanding of DSP Builder Understanding of Simulink Understanding of SOPC Builder and
Avalon Interface Specification Understanding of IP MegaCore Design
Flow Understanding of Quartus II
![Page 3: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/3.jpg)
3© 2005 Altera Corporation - Confidential
Agenda DSP Builder Overview New Features in DSP Builder v5.1.0 Enhancements Known Issues Conclusion
![Page 4: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/4.jpg)
© 2005 Altera Corporation
Overview
![Page 5: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/5.jpg)
5© 2005 Altera Corporation - Confidential
System Level Simulation of Algorithm Model
MATLAB/Simulink
System Level Verification of Hardware Implementation
Hardware
RTL ImplementationRTL Simulation
Leonardo SpectrumPrecision, Synplify
Quartus II, ModelSim
System Level Design Tool
Single Simulink RepresentationSystem-levelVerification
Synthesis, Place ‘n Route, RTL Simulation
AlgorithmModeling
Development Implementation Verification
System Algorithm Design and FPGA Design Integrated
![Page 6: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/6.jpg)
6© 2005 Altera Corporation - Confidential
Verify in Hardware
Place and Route
HDL Synthesis
Creates Simulation Testbench
DSP Builder OverviewCreates HDL Code
Creates SOPC Builder Ready Component
Download Design to DSP Development Kits
![Page 7: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/7.jpg)
7© 2005 Altera Corporation - Confidential
Version CompatibilityDSP Builder
MATLAB/Simulink*
Notes
5.0.0 R13, R14,R14SP1, R14SP2
Recommends Quartus II v5.0
5.0.1 R13, R14,R14SP1, R14SP2
Recommends Quartus II v5.0
5.1.0 R14,R14SP1, R14SP2, R14SP3
Recommends Quartus II v5.1
Note (*) Note (*) MATLAB/Simulink R13: Matlab v6.5, Simulink v5.0MATLAB/Simulink R13: Matlab v6.5, Simulink v5.0 MATLAB/Simulink R14: Matlab v7.0, Simulink v6.0MATLAB/Simulink R14: Matlab v7.0, Simulink v6.0 MATLAB/Simulink R14SP1: Matlab v7.0.1, Simulink v6.1MATLAB/Simulink R14SP1: Matlab v7.0.1, Simulink v6.1 MATLAB/Simulink R14SP2: Matlab v7.0.4, Simulink v6.2MATLAB/Simulink R14SP2: Matlab v7.0.4, Simulink v6.2 MATLAB/Simulink R14SP3: Matlab v7.1, Simulink v6.3MATLAB/Simulink R14SP3: Matlab v7.1, Simulink v6.3
![Page 8: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/8.jpg)
© 2005 Altera Corporation
New Features
![Page 9: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/9.jpg)
9© 2005 Altera Corporation - Confidential
DSP Builder v5.1 New Features HDL Import Enhanced SOPC Builder Integration Support Multiple Versions of IP MegaCores Bit Width Parameterization Name Propagation
![Page 10: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/10.jpg)
© 2005 Altera Corporation
HDL Import
![Page 11: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/11.jpg)
11© 2005 Altera Corporation - Confidential
HDL Import Import VHDL, Verilog
or Quartus II Project Simulink Simulation
Model is Automatically Generated
Allows Co-Simulation Does Not Require 3rd
Party Simulator Allow Multiple
Instantiations
![Page 12: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/12.jpg)
12© 2005 Altera Corporation - Confidential
HDL Import Interface Supports Hierarchical
Designs with Multiple Entities Add Verilog/VHDL Files or
Select Quartus II Project Set Top-Level Entity (Verilog
or VHDL only) Compile
Generate Simulink Model
![Page 13: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/13.jpg)
13© 2005 Altera Corporation - Confidential
HDL Import Requirements Single Clock Domain Synchronous Design Supports Generic Memory and Logic Functions
Logic Elements Memory DSP Blocks
Does Not Support Device Specific Functions Examples - PLL, LVDS, WYSIWYG
Refer to DSP Builder Reference Manual for Complete List of Supported MegaFunctions
![Page 14: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/14.jpg)
14© 2005 Altera Corporation - Confidential
Design Flow using HDL Import
![Page 15: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/15.jpg)
15© 2005 Altera Corporation - Confidential
What About SubSystemBuilder? Import HDL File User Creates Own
Simulation Model Speed Up Simulation
Using Own Simulink Model
Can Use SubSystemBuilder If Design Contains Unsupported LPMs/MegaFunctions
![Page 16: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/16.jpg)
16© 2005 Altera Corporation - Confidential
Comparison of HDL Co-Design Features
Features Design Effort Simulation Speed
HDL Import Low Average
SubSystem Builder High Note(1)
Hardware in the Loop (HIL)
Medium Fastest
Link for ModelSim Medium Fast
Note: (1) User creates their own Simulink simulation model. Simulation speed depends on the type of simulation model.
![Page 17: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/17.jpg)
© 2005 Altera Corporation
Enhanced SOPC Builder Integration
![Page 18: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/18.jpg)
18© 2005 Altera Corporation - Confidential
SOPC Builder Integration User Can Build Any Avalon SOPC Component
Dragging and Dropping Avalon Interfaces into DSP Builder Design Validate by Simulating in Simulink Export to SOPC Builder by Generating HDL and PTF from Signal
Compiler
![Page 19: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/19.jpg)
19© 2005 Altera Corporation - Confidential
Enhanced SOPC Builder Integration Interface Blocks
Avalon Slave Avalon Master
Wrapped Blocks Avalon Read FIFO Avalon Write FIFO
Multiple Slaves and Masters
Advanced Avalon Bus Support
![Page 20: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/20.jpg)
20© 2005 Altera Corporation - Confidential
Interface Blocks Low-level Access to
Avalon Signals All Ports have “Pass-
Through” Behaviour Allows Multiple
Slaves/Masters Mechanism for setting
PTF variables Dialog to Configure
Mode of Operation
Avalon Slave Avalon Master
![Page 21: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/21.jpg)
21© 2005 Altera Corporation - Confidential
Avalon Master User Configurable to
Allow Subset of Signals
Modes of Operation Flow Control Pipeline Transfers Burst Transfers
![Page 22: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/22.jpg)
22© 2005 Altera Corporation - Confidential
Avalon Master Signals
Signal Type SignalsFundamental clk, waitrequest, address, read,
readdata, write, writedata, byteenable
Pipeline readdatavalid, flush
Burst burstcount
Flow Control endofpacket
Other irq, irqnumber
![Page 23: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/23.jpg)
23© 2005 Altera Corporation - Confidential
Avalon Master ExampleInputOutput
![Page 24: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/24.jpg)
24© 2005 Altera Corporation - Confidential
Avalon Slave User Configurable to
Allow Subset of Signals
Modes of Operation Flow Control Pipeline Transfers Burst Transfers
![Page 25: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/25.jpg)
25© 2005 Altera Corporation - Confidential
Avalon Slave Signals
Signal Type SignalsFundamental clk, address, read, readdata, write,
writedata, byteenable
Wait-State waitrequest
Pipeline readdatavalid
Burst burstcount, beginbursttransfer
Flow Control readyfordata, dataavailable, endofpacket
Other irq
![Page 26: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/26.jpg)
26© 2005 Altera Corporation - Confidential
Avalon Slave ExampleInputOutput
![Page 27: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/27.jpg)
27© 2005 Altera Corporation - Confidential
Wrapped Blocks Higher Level of
Abstraction Map Avalon Signals to
a “Standard” Subset Both Read/Write
FIFOs Handle Streaming Data Test Avalon Interface
in Simulink Environment
Avalon Write FIFO
Avalon Read FIFO
![Page 28: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/28.jpg)
28© 2005 Altera Corporation - Confidential
Avalon Write FIFO Hierarchical
Component Configuration Dialog
Data Type Data Width FIFO Depth
![Page 29: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/29.jpg)
29© 2005 Altera Corporation - Confidential
Avalon Write FIFO Internals Look Under Mask
User Can Customize Functionality using Mask Editor
![Page 30: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/30.jpg)
30© 2005 Altera Corporation - Confidential
Avalon Write FIFO SignalsSignal DescriptionTestData Pass through simulation data to DataOut one
cycle after Ready is asserted
Stall Simulate stall conditions, and may cause underflow to SOPC component. When asserted, data provided by TestData is cached and no Avalon writes take place.
Ready When asserted, indicates downstream hardware is ready for data.
DataOut Output from FIFO
DataValid Asserted when valid output is presented on DataOut
![Page 31: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/31.jpg)
31© 2005 Altera Corporation - Confidential
Avalon Read FIFO Hierarchical
Component Configuration Dialog
Data Type Data Width FIFO Depth
![Page 32: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/32.jpg)
32© 2005 Altera Corporation - Confidential
Avalon Read FIFO Internals Look Under Mask
User Can Customize Functionality using Mask Editor
![Page 33: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/33.jpg)
33© 2005 Altera Corporation - Confidential
Avalon Read FIFO SignalsSignal DescriptionStall Simulate stall conditions, applying backpressure
to the SOPC Component. When asserted, data provided on Data fills up FIFO but no Avalon reads take place.
Data Outgoing data from user’s design
DataValid Asserted when valid signal is presented on Data
TestDataOut Output from FIFO over Avalon Interface
TestDataValid Asserted when valid output is presented on TestDataOut
Ready When asserted, indicates slave is ready to receive data.
![Page 34: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/34.jpg)
34© 2005 Altera Corporation - Confidential
Testing Blocks Streaming Avalon Converter
Provides Data to Avalon Write FIFO Collects Data from Avalon Read FIFO
Not Synthesizable
![Page 35: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/35.jpg)
35© 2005 Altera Corporation - Confidential
Avalon Write/Read FIFO Example
![Page 36: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/36.jpg)
36© 2005 Altera Corporation - Confidential
Simulink Simulation Avalon Blocks Accept Simulink Data
Use Standard Simulink Source/Sink Blocks
![Page 37: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/37.jpg)
37© 2005 Altera Corporation - Confidential
HDL and PTF Generation Set Option to
Generate PTF in Signal Compiler
VHDL Entity/Port Names Derived From Block
PTF File Automatically Generated Needed for Import in
SOPC Builder Component Appears in
SOPC Suite
![Page 38: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/38.jpg)
38© 2005 Altera Corporation - Confidential
SOPC Builder System Editor
Nios II
H/WCore
+ DMAs
![Page 39: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/39.jpg)
39© 2005 Altera Corporation - Confidential
What About Avalon Ports? Only For Legacy
Design Allow One Slave Per
Design Avalon Slave Block
Has Same Functionality Except for Chip Select
![Page 40: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/40.jpg)
© 2005 Altera Corporation
Other New Features
![Page 41: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/41.jpg)
41© 2005 Altera Corporation - Confidential
IP MegaCore Support Access to Multiple Versions
of IP Versioned MegaCore
Blue Color Recommended for New
Designs Legacy MegaCore
Gray Color For Backwards Compatibility Warnings Will Be GeneratedExample: Warning: The block ‘test/csc' is
linked to 'MegaCoreAltr/csc', which is a legacy block in the library and should not be used in new designs.
![Page 42: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/42.jpg)
42© 2005 Altera Corporation - Confidential
Update IP MegaCore Automatic Update
Global Update Create Two Variables in MATLAB
dspbuilder_reinstall_megacores = ‘on’dspbuilder_auto_update_megacore=‘on’
Rerun setup_dspbuilder Update MDL (Edit Menu) or Ctrl-D
Manual Update Design Specific Update update_megacores [design_name]
![Page 43: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/43.jpg)
43© 2005 Altera Corporation - Confidential
Design Parameterization Support
User can explore design optimization possibilities
5.0 5.1
![Page 44: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/44.jpg)
44© 2005 Altera Corporation - Confidential
Propagation of Signal Names
![Page 45: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/45.jpg)
© 2005 Altera Corporation
Enhancements
![Page 46: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/46.jpg)
46© 2005 Altera Corporation - Confidential
DSP Builder v5.1 Enhancements Error Message Improvements Simulation Performance Enhancements Documentation Improvements
![Page 47: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/47.jpg)
47© 2005 Altera Corporation - Confidential
Improved Error Messaging
Blocks causing error are highlighted
Hyperlinks in MATLAB command window
![Page 48: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/48.jpg)
48© 2005 Altera Corporation - Confidential
IP Simulation Simulation Time Speed Up
Typically ~20% Faster Improved Memory Usage
Previously Memory Grew Linearly During Simulation, Limiting Simulation Time
Less Variation in Simulation Time Previously > 2x Difference in Run-Time
Possible for Identical Simulations Now Always Minimum
![Page 49: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/49.jpg)
49© 2005 Altera Corporation - Confidential
Documentation Improvements
Integrated with Matlab help
![Page 50: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/50.jpg)
© 2005 Altera Corporation
Known Issues
![Page 51: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/51.jpg)
51© 2005 Altera Corporation - Confidential
HIL and HDL Import Using SBF Simulation Mismatch Using HIL or HDL
Import Block with Signed Binary Fractional (SBF) Format
Convert SBF to Signed Using Binary Point Casting Blocks
SPR#189659
![Page 52: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/52.jpg)
52© 2005 Altera Corporation - Confidential
Unique Entity Names Option to Generate Unique Hierarchical
Names Cannot be Easily Unset Option is Disabled by Default To Enable:
dspbuilder_enable_unique_hierarchy_name = true;
SPR#189491
![Page 53: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/53.jpg)
53© 2005 Altera Corporation - Confidential
SignalCompiler Flow Shortcut Shortcut for “Execute steps 1, 2 and 3”
Fails for 3rd Party Synthesis Tools Run Steps Separately SPR#190351
![Page 54: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/54.jpg)
© 2005 Altera Corporation
Conclusion
![Page 55: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/55.jpg)
55© 2005 Altera Corporation - Confidential
Conclusion DSP Builder Offers a Complete Integrated
Platform with Seamless Flow From System Design to Hardware Design
HDL Import Allows HDL Co-Design Enhanced SOPC Builder Integration Simulation Speed Improvements Improved Usability
![Page 56: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/56.jpg)
© 2005 Altera Corporation
Back-up Slides
![Page 57: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/57.jpg)
57© 2005 Altera Corporation - Confidential
References AN402: Black-Boxing in DSP Builder AN403: Avalon Master/Slave Blocks in
DSP Builder DSP Builder Reference Manual DSP Builder User Guide DSP Builder Release Notes DSP Builder Errata Sheet
![Page 58: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/58.jpg)
58© 2005 Altera Corporation - Confidential
DSP Builder TrainingPrevious Training Material on DSP
Builder Molson
MAT https://go.altera.com/extranet2001/education/internal_training/pr
esentations/int-presentations.html AppsNet
https://go.altera.com/extranet2001/support/iAPPS/specialty_support/ip/dsp/app-spec_ip_dsp.html#dspBuilder
DSP Technology Symposium https://go.altera.com/extranet2001/education/internal_training/int
ernal_tech_training/int-presentations/edu-int_tech_presentations.html\
![Page 59: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/59.jpg)
59© 2005 Altera Corporation - Confidential
DSP Builder Roadmap
Q3
DSP Builder 5.1 HDL Import Simulation Speed Improvements Enhanced SOPC Builder Integration
Q4
2005
Q1 Q2 Q3 Q4
2006
DSP Builder 6.0 Multi-channel management blocks External Memory Support SOPC Datapath Integration
DSP Builder 6.1 Fixed-point data type Frame-based simulation HIL Improvements
![Page 60: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/60.jpg)
60© 2005 Altera Corporation - Confidential
Competitive Analysis
+ = Pro= NeutralN/A = Not Available
DSP Builderv5.1.0
System GeneratorV7.1.0
RTL Import+
Co-Processor Strategy+
Hardware Co-Simulation+
HDL Co-Simulation
Synthesis User Interface+
![Page 61: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/61.jpg)
61© 2005 Altera Corporation - Confidential
Hardware in the Loop (HIL) Simulation Acceleration Instrumentation Simple Hardware Interface
JTAG Connector
SinkSource
![Page 62: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/62.jpg)
62© 2005 Altera Corporation - Confidential
HIL Design Flow Step 1 : HIL Block Configuration Step 2 : Quartus II Compilation, SOF Program Step 3 : Simulate
JTAG HDLWrapper
Configure Compile/Program Simulate
![Page 63: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/63.jpg)
63© 2005 Altera Corporation - Confidential
Co-simulate HDL using ModelSim Bidirectional Link Between
MATLAB/Simulink and ModelSim Provided by Mathworks
Link to ModelSimLink to ModelSim ModelsimModelsimMATLABMATLABSimulinkSimulink
System-Level DesignSystem-Level Designand Simulationand Simulation
Co-simulation andCo-simulation andVerificationVerification HDL SimulationHDL Simulation
![Page 64: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/64.jpg)
64© 2005 Altera Corporation - Confidential
Link to ModelSim Design Flow Step 1 : Insert HDL into Simulink as Black-Box Step 2 : Configure VHDL Co-Simulation Block Step 3 : Set Up ModelSim and Load Model Step 4 : Start Simulation in Simulink
Configure Set Up ModelSim Simulate
![Page 65: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/65.jpg)
65© 2005 Altera Corporation - Confidential
Subsystem Builder Import HDL Design and Black-Box Creates Simulink Symbol of Subsystem User Creates Simulation Model
![Page 66: DSP Builder v5.1.0](https://reader034.fdocuments.net/reader034/viewer/2022042516/56813a63550346895da258ec/html5/thumbnails/66.jpg)
66© 2005 Altera Corporation - Confidential
DSP Builder Path in MATLAB Install Path Not Removed During Un-
installation of DSP Builder v5.0 Conflict Due to Multiple Paths to Library Edit startup.m MATLAB Script to Comment
Out Path <MATLAB install dir>\toolbox\local\startup.m %path(path,'C:\altera\DSPBuilder\AltLib');