Interrogating the “unsequenceable” genomic trinucleotide ...
Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts
-
Upload
regina-acosta -
Category
Documents
-
view
20 -
download
0
description
Transcript of Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts
![Page 1: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/1.jpg)
Design And Implementation Of Frequency Synthesizer And Interrogating Phase NoiseIn It's Parts
Advisor Professor : Dr.Sadr & Dr.TayaraniStudents:
Majid SodagarMehran Mohammadi Izad
In The Name Of God
![Page 2: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/2.jpg)
Brief Review
• Introduction• Block Diagrams• Models
– Oscillator– Divider– Charge Pump
• Design And Measurements• Conclusions
![Page 3: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/3.jpg)
Signals Suffer From Noise !
![Page 4: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/4.jpg)
Introduction & Motivation
• The GSM system needs very narrow channel spacing
• Thus low phase noise levels are required.
• e.g. , At 1 kHz from the carrier, a single sided spectral noise density of -80 dBc/Hz
![Page 5: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/5.jpg)
Conventional Synthesizer Block Diagram
![Page 6: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/6.jpg)
PLL Block Diagram And Noise Sources
![Page 7: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/7.jpg)
Transfer Functions
1 1( )
( ) !1 1
1 ( )
v
Refv
K K z sPNout R SH s LowPassPN K K z s
S N
1( )
( ) !1 1
1 ( )
v
CPv
K z sPNout SH s LowPassPN K K z s
S N
1( ) !
1 11 ( )vco
v
PNoutH s HighPass
PN K K z sS N
1
1( )
( ) !1 1
1 ( )
v
divider vN
K K z sPNout SH s LowPassPN K K z s
S N
![Page 8: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/8.jpg)
Typical Superposition Of All Sources
![Page 9: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/9.jpg)
Oscillator Noise Modeling
• LTI Model (Leeson-Cutler)- Ignoring Time Variance Nature of
Oscillator
• LTV Model (Hajimiri-Lee)- Take the Time Variance Nature of
Oscillator into account.
![Page 10: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/10.jpg)
Typical LC Oscillator
A = Excess noise FactorN = For Active Inductor
![Page 11: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/11.jpg)
LTI Model
Using Only Z(s) of tank circuit
![Page 12: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/12.jpg)
Typical Phase Noise Slopes Close to Career
![Page 13: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/13.jpg)
LTV Model
• Every oscillator is a quasi periodic system
• the noise analysis should take this into account
• Model Benefits:– Design Aspects– Cyclostationary noise
![Page 14: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/14.jpg)
Impulse Response
The constant qmax = CVpeak issimply a normalization constant, thepeak charge in the oscillator.
![Page 15: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/15.jpg)
Graphical Interpretation
![Page 16: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/16.jpg)
Divider Block Model
![Page 17: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/17.jpg)
Divider Noise Model
2
,
2( ) ( ) ( )
vco
vcof w lf
f MS f S f S f
n
![Page 18: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/18.jpg)
Filter Noise
• Ignoring Thermal noise of Passive elements And Current Noise
![Page 19: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/19.jpg)
Typical OpAmp Input Voltage Noise
• Our OpAmp Performance (OP27): 3nv
RMS Voltage noiseHz
2ncf Hz
![Page 20: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/20.jpg)
Charge Pump PFD Structure
• Lead And Lag Detection• Increasing Lock Range• Reduction of cycle slipping
![Page 21: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/21.jpg)
Effects Of CP PFD On Phase Noise
• Effect of Leakage On reference Spurs– Charge pump is off majority of the
Time– Leakage causes VCO tuning voltage
to change• Effect of Mismatch On reference Spurs
– The width of correction pulses is related to the mismatch
– causes the AC voltages• undesirable AC voltages Causes FM
modulation
![Page 22: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/22.jpg)
Experimental Results for FM modulation (Spurs)
Reference Spur example
![Page 23: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/23.jpg)
CP Phase noise model
• Where
– Fc = Flicker Corner Frequency– Fm = Offset From Carrier– I0 = current noise Floor
0( ) 10log 1 cm
m
fL f I
f
2 /A Hz
![Page 24: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/24.jpg)
2 RefK
Stability problem In CP PLL
• The charge pump nature is discrete so it is prone to instability
• The following condition should be satisfied to use continuous time analysis !!
![Page 25: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/25.jpg)
Our Design
![Page 26: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/26.jpg)
Design Specification
• Design for GSM requirements
– Fref = 10MHz– Fcomp = 200KHz– LoopBandWidth = 15KHz– RFOut = 800 – 1100 MHz– PhaseMargin = 45 deg
![Page 27: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/27.jpg)
Schematic
![Page 28: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/28.jpg)
Active Filter
![Page 29: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/29.jpg)
Simulated Open Loop Response
![Page 30: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/30.jpg)
Passive Phase Noise Result @1KHz
Phase noise = -53.7-10log(200) = -76.7 dBc/Hz
![Page 31: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/31.jpg)
Passive Phase Noise Result @10KHz
Phase noise = -51.9-10log(200) = -74.9 dBc/Hz
![Page 32: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/32.jpg)
Passive Phase Noise Result @100KHz
Phase noise = -70.2-10log(500) = -92.9 dBc/Hz
![Page 33: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/33.jpg)
Step Response And Lock Time
• Settling time = 150 sec
![Page 34: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/34.jpg)
Active Phase Noise Result @1KHz
Phase noise =-55.1-10log(200)= -78.1 dBc/Hz
![Page 35: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/35.jpg)
Active Phase Noise Result @10KHz
Phase noise =-49.7-10log(200)=-72.7 dBc/Hz
![Page 36: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/36.jpg)
Inappropriate Opamp Bias !!!
Causing excess noise near the career
![Page 37: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/37.jpg)
1Hz Normalize Phase Noise
• Good way for characterize the phase noise of PLL
• Assumes charge pump phase noise is dominant
• PN=PN1Hz+20logN+10log(Fcomp)
![Page 38: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/38.jpg)
Experimental Result:
• For our design:
– PN1Hz = -205 dBc/Hz– N = 4500– Fcomp = 200KHz– PN =-205+20log(4500) +10log(200KHz)
= -78.9 dBc/Hz
![Page 39: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/39.jpg)
Conclusions
• By using better synthesizer, its possible to achieve lower Phase noise
• If the CP noise Dominates in the circuit, then we can not detect the effect of Active filter noise
![Page 40: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/40.jpg)
• Any Question?
![Page 41: Design And Implementation Of Frequency Synthesizer And Interrogating Phase Noise In It's Parts](https://reader035.fdocuments.net/reader035/viewer/2022070400/56812fab550346895d9530b9/html5/thumbnails/41.jpg)
Thanks