Cyclone III Development Board Reference .Cyclone III Development Board Reference Manual March 2008

download Cyclone III Development Board Reference .Cyclone III Development Board Reference Manual March 2008

of 90

  • date post

    02-Jul-2018
  • Category

    Documents

  • view

    215
  • download

    0

Embed Size (px)

Transcript of Cyclone III Development Board Reference .Cyclone III Development Board Reference Manual March 2008

  • 101 Innovation DriveSan Jose, CA 95134www.altera.com

    Cyclone III Development Board

    Reference Manual

    Document Date: March 2008

    http://www.altera.com

  • Copyright 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device des-ignations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks andservice marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Al-tera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrantsperformance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to makechanges to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the ap-plication or use of any information, product, or service described herein except as expressly agreed to in writing by AlteraCorporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published in-formation and before placing orders for products or services.

    ii Development Board Version 1.0.0 Altera CorporationCyclone III Development Board Reference Manual March 2008

    Part Number MNL-01029-1.1

  • Altera Corporation iiiPreliminary

    Contents

    About this Manual Revision History ......................................................................................................................................... vHow to Contact Altera ............................................................................................................................... vTypographic Conventions....................................................................................................................... vi

    Chapter 1. Overview Introduction............................................................................................................................................. 1-1General Description................................................................................................................................ 1-1

    Board Component Blocks................................................................................................................. 1-2Block Diagram ................................................................................................................................... 1-4Handling the Board........................................................................................................................... 1-4

    Chapter 2. Board Components Introduction............................................................................................................................................. 2-1Board Overview...................................................................................................................................... 2-1Featured FPGA (U20)............................................................................................................................. 2-5

    I/O and Clocking Resources ........................................................................................................... 2-6MAX II CPLD .......................................................................................................................................... 2-7Configuration, Status, and Setup Elements ...................................................................................... 2-17

    Configuration................................................................................................................................... 2-17FPGA Programming Over USB ............................................................................................... 2-17FPGA Programming from Flash Memory.............................................................................. 2-19Flash Programming over USB Interface ................................................................................. 2-19

    Status Elements................................................................................................................................ 2-20Board Specific LEDs .................................................................................................................. 2-20Power Display ............................................................................................................................ 2-21

    Setup Elements ................................................................................................................................ 2-21JTAG Control DIP Switch ......................................................................................................... 2-22MAX II Device Control DIP Switch......................................................................................... 2-22System Reset & Configuration Switches ................................................................................ 2-23POWER SELECT Rotary Switch .............................................................................................. 2-24PGM CONFIG SELECT Rotary Switch................................................................................... 2-25Speaker Header (J5) ................................................................................................................... 2-26

    Clocking Circuitry ................................................................................................................................ 2-26Cyclone III FPGA Clock Inputs..................................................................................................... 2-26Cyclone III FPGA Clock Outputs.................................................................................................. 2-27Oscillators ......................................................................................................................................... 2-30

    General User Interfaces........................................................................................................................ 2-30User-Defined Push Button Switches............................................................................................. 2-30User-Defined DIP Switches ........................................................................................................... 2-31User-Defined LEDs ......................................................................................................................... 2-32

  • iv Altera CorporationPreliminary

    Contents Stratix Device Handbook, Volume 1

    General User-Defined LEDs..................................................................................................... 2-32HSMC User-Defined LEDs....................................................................................................... 2-33DDR2 User-Defined LEDs ........................................................................................................ 2-34

    7-Segment Displays......................................................................................................................... 2-35User 7-Segment Display............................................................................................................ 2-35Power 7-Segment Display......................................................................................................... 2-37

    LCD Displays ................................................................................................................................... 2-37Character LCD (J4)..................................................................................................................... 2-37Graphics LCD (J13) .................................................................................................................... 2-39

    Communication Ports & Interface Cards .......................................................................................... 2-45USB 2.0 MAC/PHY......................................................................................................................... 2-4510/100/1000 Ethernet..................................................................................................................... 2-47High Speed Mezzanine Cards ....................................................................................................... 2-51

    On-Board Memory ............................................................................................................................... 2-55DDR2 SDRAM ................................................................................................................................. 2-55SRAM ................................................................................................................................................ 2-58Flash Memory .................................................................................................................................. 2-62

    Power Supply ........................................................................................................................................ 2-65Power Measurement ............................................................................................................................ 2-67Statement of China-RoHS Compliance ............................................................................................. 2-69

  • Altera Corporation vPreliminary

    About this Manual

    Revision History The table below displays the revision history for the chapters in this reference manual.