NRE Itinerante. 2010 DOCENTES DO NRE ITINERANTE – ENFRENTAMENTO A VIOLÊNCIA ANO 2010.
Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm...
Transcript of Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm...
![Page 1: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/1.jpg)
Page 1
Constructing Circuits Using
Wired Descriptions
Kasyab P. Subramaniyan
Department of Computer Science and Engineering
Chalmers University of [email protected]
![Page 2: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/2.jpg)
Page 2
Outline• Motivation and Background
• Wired
• Backend Flow
• Case Studies
• Future Work
![Page 3: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/3.jpg)
Page 3
Motivation • Transistor geometries growing smaller
- density increasing Moore’s Law
• Designs becoming larger and more complex
• Variability adversely affects circuits
- affects yield
• Methodologies to support design of large
designs
![Page 4: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/4.jpg)
Page 4
Motivation
• Custom layout
– high NRE
– requires special competence
– fully utilizes performance of technology
A half adder layout
using ST 90nm
technology
![Page 5: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/5.jpg)
Page 5
Motivation
• Automatic place & route
– low NRE
– heuristics don’t guarantee efficient use of technology
A Fully placed &
routed 32-bit HPM
Mulitplier using ST
90-nm library cells
![Page 6: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/6.jpg)
Page 6
Background
• Tegola Structure Optimizer:http://www.tuscanyda.com
• Intel Integrated Design & Verification (IDV):
C. Seger, “Integrating Design and Verification - from Simple Idea to Practical System,” in Fourth ACM and IEEE Intl Conf. on Formal Methods and Models for Co-Design (MEMOCODE), 2006.
• Work on data path circuits of fixed word length.
![Page 7: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/7.jpg)
Page 7
Wired
• Developed by Emil Axelsson
• More information :http://www.cs.chalmers.se/~emax/wired/index.html
• Implemented using Haskell
• Applicable to layouts that exhibit regularity
![Page 8: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/8.jpg)
Page 8
Wired
myFunc (a,b,c) = doc’ <- ivsvtx2 cbc <- an2svtx2 (b,c’)or2svtx2 (a,bc)
Description of (A + B.C’) in Wired
• Covers three aspects of a circuit description - 1:
– Logic function as technology mapped netlist
![Page 9: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/9.jpg)
Page 9
Wired
bitMultPlaced (a,bs) = rightwards $mapM bitMult1 bswherebitMult1 b = downwards $(nd2svtx2 >=> ivsvtx2) (a,b)
Placement in Wired
• Covers three aspects of a circuit description - 2:
– Cell placement
![Page 10: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/10.jpg)
Page 10
Wired
*Main> analyzeTiming (input >>= myFunc)Time 9.781e-11
Basic Wire Awareness in Wired
• Covers three aspects of a circuit description - 3:
– Some aspects of the wiring (experimental)
![Page 11: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/11.jpg)
Page 11
Wired
*Main> simulate myFunc (0,1,1)0*Main> simulate myFunc (0,1,0)1
Logic Simulation in Wired
• Logical simulation is also possible
• Interactive development
• As output, DEF files can be produced
![Page 12: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/12.jpg)
Page 12
Backend Flow
Wired
SoCEncounter
DE
F fi
le
Inpu
t net
list
GDSII
Foundry Libs
RTL Compiler
Black Box Information
RTL Circuit Description• RTL Compiler :
• Technology mapped to 90-nm GP-SVT ST Micro.
• Parts integrated via Wired made black boxes.
• Wired netlist integrated in SoC Encounter
• Backend flow completed to produce GDS II
![Page 13: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/13.jpg)
Page 13
Backend FlowLoad Netlist
Floorplan & Partitions
Block Development
Integration
Place
Route
Verify
GDSII
• Import design with LEF files for the black boxes
• Set up initial floorplan
• Create physical hierarchies
• Specify & commit the partition(s) (black boxes)
• Run a (non-timing driven) placement
• Save the partitions & unload design using `freeDesign`
![Page 14: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/14.jpg)
Page 14
Backend FlowLoad Netlist
Floorplan & Partitions
Block Development
Integration
Place
Route
Verify
GDSII
• Load technology libraries
• Use `loadDefFile` to load the Wired netlist
• Perform any additional placement tasks
• Save (replace) the partition netlist
![Page 15: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/15.jpg)
Page 15
Load Netlist
Floorplan & Partitions
Block Development
Integration
Place
Route
Verify
GDSII
Backend Flow• Run `updateBlock`
• Adjust the floorplan
• Run timing driven placement
• Set up the clock tree and synthesize it
• Run routing for the entire design
• Ensure all DRC's are satisfied
• Complete pre-Sign-Off checks
![Page 16: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/16.jpg)
Page 16
Case Studies• Previous work using only Wired descriptions.
• Focused on purely combinational circuits
- mainly prefix adders and multipliersM. Sheeran, “Generating Fast Multipliers Using Clever Circuits,” in 5th Intl Conf. on Formal Methods in Computer-Aided Design (FMCAD), ser. Lecture Notes in Computer Science, vol.
3312. Springer, 2004, pp.6–20.
• These case studies focus on implementations
• Multipliers:K. P. Subramaniyan, E. Axelsson, M. Sheeran, and P. Larsson-Edefors, “Layout Exploration
of Geometrically Accurate Arithmetic Circuits,” in IEEE International Conference on Electronics, Circuits, and Systems, Dec. 2009.
• Shifters:A. Bardizbanyan, K. P. Subramaniyan and P. Larsson-Edefors,” Generation
and Exploration of Layouts for Area-Efficient Barrel Shifters”, IEEE Computer Society Annual Symposium on VLSI, Jul. 2010 (Accepted for publication).
![Page 17: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/17.jpg)
Page 17
Case Studies - Multipliers
• Commonly used in circuits
• Two types of Parallel Multipliers: Array Multipliers
Logarithmic Depth Multipliers
• High Performance Multiplier (HPM):
• Based on the log depth Dadda Multiplier
• Exhibits regularity as well
• Original layout triangular Transformation to rectangular layout
![Page 18: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/18.jpg)
Page 18
Case Studies - Multipliers
![Page 19: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/19.jpg)
Page 19
Case Studies - Multipliers
![Page 20: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/20.jpg)
Page 20
Case Studies - Multipliers
![Page 21: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/21.jpg)
Page 21
Case Studies - Multipliers
Triangular 32-Bit HPM Multiplier
![Page 22: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/22.jpg)
Page 22
Case Studies - Multipliers
Triangular 32-Bit HPM Multiplier with Routing
Channels
![Page 23: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/23.jpg)
Page 23
Case Studies - MultipliersResults :
• Frequency for all designs limited to 250 MHz at 1.08V
• Switching power determined by statistical switching of primary inputs
• Tool built into Encounter used for power analysis.
PPRT Geometry Switching Power (mW) Slack (ns)
HPM Triangular 1.65 0.543
HPM Triangular
Channeled
1.42 0.320
Comparison/Control Cases
Dadda 1.32 0.992
Wallace 1.43 0.614
![Page 24: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/24.jpg)
Page 24
Case Studies - Multipliers
0
20000
40000
60000
80000
100000
120000
140000
160000
180000
200000
RTL Flow Triangular Triangular 5ML
Triangular RC
Total Wire Length
RTL Flow
Triangular
Triangular 5ML
Triangular RC
Congestion(1/2):
![Page 25: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/25.jpg)
Page 25
0
10000
20000
30000
40000
50000
60000
M1 M2 M3 M4 M5 M6 M7
RTL Flow
Triangular
Triangular 5ML
Triangular RC
Congestion(2/2):Case Studies - Multipliers
![Page 26: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/26.jpg)
Page 26
Case Studies - Shifters
• Shifters are vital components of the processors.
• Most known example:
• shift right by n bits divide by 2n
• shift left by n bits multiply by 2n
• Occupy large area & dissipate a lot of power.
• Regular architectures good candidates for the wired approach.
• 8 bit, arithmetic and logic shiftlog2(8) = 3 levels 8x3 = 24 (2-to-1) mux
![Page 27: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/27.jpg)
Page 27
Case Studies - Shifters>renderWiredWithNets “circ” circ1
![Page 28: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/28.jpg)
Page 28
Case Studies - Shifters
![Page 29: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/29.jpg)
Page 29
Case Studies - Shifters
• Fanout is the most important problem for these kind of shifters.
• Every select line drives input-size-times multiplexers.
• Standard Cells have max fanout and max cap limits.
• Check the correctness of the design in Soc Encounter:‘reportfanoutviolation’, ‘reportcapviolation’
• CORE90GPSVT_1.20V library is used for the evaluation and the
comparison with the CAD tool.
![Page 30: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/30.jpg)
Page 30
Case Studies - Shifters
![Page 31: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/31.jpg)
Page 31
Case Studies - Shifters
![Page 32: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/32.jpg)
Page 32
Case Studies - ShiftersSoC Dimensions (um) Area(um2) Slack time (ps) Power (mW)
80.5 * 35.28 2827.16 FAIL FAIL
90 * 39 3510 43 5.588
85 * 43.12 3665,2 12 5.47
87*43.12 3751.44 54 5.587
90*43.12 3880,8 50 5.734
90*43.12 3880,8 52 5.545
Wired Dimensions (um) Area(um2) Slack time (ps) Power (mW)
80.5 * 35.28 2827.16 28 4.08
82.7 * 35.28 2917,6 34 4.098
87.5 * 35.28 3087 36 4.47
92.3 * 35.28 3256,34 44 4.793
92.3 * 43.12 3256,34 46 4.769
101.4 * 35.28 3577,39 52 4.94
96.92 * 35.28 3419,33 54 4.876
![Page 33: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/33.jpg)
Page 33
Future Work
• Dense regular layouts lead to routing congestion
• Routing channels added to layouts of regular circuits mitigates this somewhat.
• What else can be done?
• Custom characterized cells“Impact of Standard Cell Pin Placement on Routing Regularity of HPM
Architectures”, Affaq Qamar, Kasyab P. Subramaniyan, and Per Larsson-Edefors, Swedish System on Chip Conference, May 2010.
![Page 34: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/34.jpg)
Page 34
Future Work
A CO
CI
B Z
A CO
CI
B Z
B Z
CI
A CO
B Z
CI
A CO
A CO
CI
B Z
A CO
CI
B Z
B Z
CI
A CO
B Z
CI
A CO
![Page 35: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/35.jpg)
Page 35
Future Work
HAA
B
CO
S
HACO
S
A
B
HAA
B
CO
SHAA
B
CO
S
FACO
Z
A
B
FA
A
B
CO
ZCI
CI
FAA
B
CO
ZFA
A
B
CO
ZCI CI
![Page 36: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/36.jpg)
Page 36
Future Work
![Page 37: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/37.jpg)
Page 37
Future Work
![Page 38: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/38.jpg)
Page 38
Future Work
![Page 39: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/39.jpg)
Page 39
Future Work
![Page 40: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/40.jpg)
Page 40
Future Work
Slack
(ns)
Total wire
length (µm)
Avg. wire
length (µm)
No. of
Vias
Flipped 0.185 208,938 52.0 24,352
Normal 0.259 230,058 57.3 39,784
ST. Lib. 0.804 165,783 41.3 41,110
NOTE:
HA from custom library occupies the same area as the FA from ST library…
![Page 41: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/41.jpg)
Page 41
Future Work
• Routing length decreases significantly
• Number of Vias also decreases
• Combine these observations to assess variability
• Can this assessment be built into Wired?
![Page 42: Constructing Circuits Using Wired Descriptions€¦ · A half adder layout using ST 90nm technology. Page 5 Motivation •Automatic place & route –low NRE –heuristics don’t](https://reader035.fdocuments.net/reader035/viewer/2022071100/5fd8bc95ba19f87c5503c523/html5/thumbnails/42.jpg)
Page 42
Questions?