Beagle_SRM_XM_A2_01

REF: BB_SRM_xM BeagleBoard-xM System Reference Manual

Revision A2

BeagleBoard-xM Rev A2System Reference Manual

Revision 0.1July 7, 2010

of 165


Revision A2

THIS DOCUMENT

This work is licensed under the Creative Commons Attribution-Share Alike 3.0 Unported License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/ or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

All derivative works are to be attributed to Gerald Coley of BeagleBoard.org.

For more information, see http://creativecommons.org/license/results-one? license_code=by-sa

For any questions, concerns, or issues submit them to [email protected]

BEAGLEBOARD DESIGN

These design materials referred to in this document are *NOT SUPPORTED* and DO NOT constitute a reference design. Only “community” support is allowed via resources at BeagleBoard.org/discuss.

THERE IS NO WARRANTY FOR THE DESIGN MATERIALS, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN MATERIALS “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN MATERIALS IS WITH YOU. SHOULD THE DESIGN MATERIALS PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

We mean it; these design materials may be totally unsuitable for any purposes.

of 165

http://creativecommons.org/licenses/by-sa/3.0/

http://BeagleBoard.org/discuss

mailto:[email protected]

http://creativecommons.org/license/results-one?license_code=by-sa

http://creativecommons.org/license/results-one?license_code=by-sa


Revision A2

BeagleBoard.org provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by BeagleBoard.org to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User’s Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies BeagleBoard.org from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user’s responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

BeagleBoard.org currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive. BeagleBoard.org assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the User’s Guide and, specifically, the Warnings and Restrictions notice in the User’s Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on BeagleBoard.org environmental and/or safety programs, please contact visit BeagleBoard.org.

No license is granted under any patent right or other intellectual property right of BeagleBoard.org covering or relating to any machine, process, or combination in which such BeagleBoard.org products or services might be or are used.

Mailing Address:

BeagleBoard.org675 North Glenville #195Richardson, TX 75081

WARRANTY: The BeagleBoard is warranted against defects in materials and workmanship for a period of 90 days from purchase. This warranty does not cover any problems occurring as a result of improper use, modifications, exposure to water, excessive voltages, abuse, or accidents. All

of 165


Revision A2

boards will be returned via standard mail if an issue is found. If no issue is found or express return is needed, the customer will pay all shipping costs.

Before returning the board, please visit BeagleBoard.org/support

Please refer to sections 12 and 13 of this document for the board checkout procedures and troubleshooting guides.

To return a defective board, please request an RMA at http://beagleboard.org/support/rma .

of 165

http://beagleboard.org/support/rma


Revision A2

Table of Contents

FIGURES........................................................................................................................................................9

TABLES........................................................................................................................................................11

1.0 INTRODUCTION..........................................................................................................................13

2.0 CHANGE HISTORY.....................................................................................................................15

2.1 CHANGE HISTORY........................................................................................................................152.2 REVISION C4 VS. –XM REVISION A2..........................................................................................15

2.2.1 Hardware Changes.................................................................................................................152.2.2 Software Changes...................................................................................................................16

3.0 DEFINITIONS AND REFERENCES..........................................................................................17

3.1 DEFINITIONS................................................................................................................................17

4.0 BEAGLEBOARD OVERVIEW...................................................................................................17

4.1 BEAGLEBOARD VERSIONS...........................................................................................................17

5.0 BEAGLEBOARD SPECIFICATION..........................................................................................19

5.1 BEAGLEBOARD FEATURES..........................................................................................................195.2 PROCESSOR..................................................................................................................................205.3 MEMORY......................................................................................................................................205.4 POWER MANAGEMENT................................................................................................................205.5 HS USB 2.0 OTG PORT..............................................................................................................215.6 HS USB 2.0 HOST PORT.............................................................................................................215.7 STEREO AUDIO OUTPUT CONNECTOR.........................................................................................225.8 STEREO AUDIO IN CONNECTOR...................................................................................................225.9 S-VIDEO CONNECTOR..................................................................................................................225.10 DVI-D CONNECTOR....................................................................................................................225.11 LCD HEADER..............................................................................................................................225.12 MICROSD CONNECTOR................................................................................................................235.13 RESET BUTTON............................................................................................................................235.14 USER BUTTON..............................................................................................................................235.15 INDICATORS.................................................................................................................................235.16 POWER CONNECTOR....................................................................................................................235.17 JTAG CONNECTOR......................................................................................................................245.18 RS232 DB9 CONNECTOR............................................................................................................245.19 MAIN EXPANSION HEADER.........................................................................................................245.20 CAMERA CONNECTOR..................................................................................................................245.21 MMC3 EXPANSION HEADER.......................................................................................................245.22 MCBSP EXPANSION HEADER......................................................................................................255.23 BEAGLEBOARD MECHANICAL SPECIFICATIONS..........................................................................255.24 ELECTRICAL SPECIFICATIONS......................................................................................................26

6.0 PRODUCT CONTENTS...............................................................................................................28

6.1 BEAGLEBOARD IN THE BOX........................................................................................................286.2 SOFTWARE ON THE BEAGLEBOARD.............................................................................................296.3 REPAIRS.......................................................................................................................................29

7.0 BEAGLEBOARD HOOKUP........................................................................................................30

7.1 CONNECTING USB OTG..............................................................................................................307.2 CONNECTING USB HOST.............................................................................................................317.3 CONNECTING DC POWER............................................................................................................32

of 165


Revision A2

7.4 CONNECTING JTAG.....................................................................................................................337.5 CONNECTING SERIAL CABLE.......................................................................................................347.6 CONNECTING S-VIDEO.................................................................................................................357.7 CONNECTING DVI-D CABLE.......................................................................................................367.8 CONNECTING STEREO OUT CABLE..............................................................................................377.9 CONNECTING STEREO IN CABLE.................................................................................................387.10 INDICATOR LOCATIONS...............................................................................................................397.11 BUTTON LOCATIONS....................................................................................................................407.12 MICROSD CONNECTION...............................................................................................................417.13 LCD CONNECTION.......................................................................................................................42

8.0 BEAGLEBOARD SYSTEM ARCHITECTURE AND DESIGN.............................................43

8.1 SYSTEM BLOCK DIAGRAM...........................................................................................................438.2 OVER VOLTAGE PROTECTION......................................................................................................45

8.2.1 Detection.................................................................................................................................468.2.2 Indication................................................................................................................................468.2.3 Shutdown................................................................................................................................46

8.3 POWER CONDITIONING................................................................................................................478.3.1 USB DC Source......................................................................................................................488.3.2 Wall Supply Source.................................................................................................................488.3.3 DC Source Control.................................................................................................................488.3.4 AUX 3.3V Supply....................................................................................................................49

8.4 METER CURRENT MEASUREMENT...............................................................................................508.5 PROCESSOR CURRENT MEASUREMENT........................................................................................508.6 VBAT POWER CONDITIONING....................................................................................................528.7 TPS65950 RESET AND POWER MANAGEMENT...........................................................................53

8.7.1 Main Core Voltages................................................................................................................538.7.2 Main DC Input........................................................................................................................538.7.3 Processor I2C Control...........................................................................................................538.7.4 VIO_1V8.................................................................................................................................538.7.5 Main Core Voltages Smart Reflex..........................................................................................568.7.6 VOCORE_1V3........................................................................................................................568.7.7 VDD2......................................................................................................................................56

8.8 PERIPHERAL VOLTAGES...............................................................................................................578.8.1 VDD_PLL2.............................................................................................................................578.8.2 VDD_PLL1.............................................................................................................................588.8.3 VDAC_1V8.............................................................................................................................588.8.4 VDD_SIM...............................................................................................................................598.8.5 VMMC2..................................................................................................................................598.8.6 VDD_VMMC1........................................................................................................................598.8.7 CAM_2V8...............................................................................................................................598.8.8 CAM_1V8...............................................................................................................................598.8.9 USB_1V8................................................................................................................................598.8.10 EXP_VDD..........................................................................................................................60

8.9 OTHER SIGNALS...........................................................................................................................608.9.1 Boot Configuration.................................................................................................................608.9.2 RTC Backup Battery...............................................................................................................608.9.3 Power Sequencing..................................................................................................................618.9.4 Reset Signals...........................................................................................................................628.9.5 mSecure Signal.......................................................................................................................63

8.10 PROCESSOR..................................................................................................................................648.10.1 Overview............................................................................................................................648.10.2 SDRAM Bus.......................................................................................................................658.10.3 GPMC Bus.........................................................................................................................658.10.4 DSS Bus.............................................................................................................................66

of 165


Revision A2

8.10.5 McBSP2.............................................................................................................................668.10.6 McBSP1.............................................................................................................................668.10.7 McBSP3.............................................................................................................................678.10.8 Pin Muxing.........................................................................................................................678.10.9 GPIO Mapping..................................................................................................................698.10.10 Interrupt Mapping.............................................................................................................69

8.11 POP MEMORY DEVICE................................................................................................................708.12 SYSTEM CLOCKS..........................................................................................................................70

8.12.1 32KHz Clock......................................................................................................................718.12.2 26MHz Clock.....................................................................................................................718.12.3 McBSP_CLKS....................................................................................................................72

8.13 USB OTG PORT..........................................................................................................................728.13.1 USB OTG Overview...........................................................................................................728.13.2 USB OTG Design...............................................................................................................738.13.3 OTG ULPI Interface..........................................................................................................738.13.4 OTG Charge Pump............................................................................................................748.13.5 OTG USB Connector.........................................................................................................758.13.6 OTG USB Protection.........................................................................................................75

8.14 ONBOARD USB HUB..................................................................................................................758.14.1 Power.................................................................................................................................768.14.2 HS USB PHY......................................................................................................................778.14.3 USB HUB...........................................................................................................................798.14.4 USB Port Connectors........................................................................................................818.14.5 Ethernet..............................................................................................................................82

8.15 MICROSD.....................................................................................................................................838.15.1 microSD Power..................................................................................................................838.15.2 Processor Interface............................................................................................................838.15.3 Card Detect........................................................................................................................848.15.4 Booting From SD/MMC Cards..........................................................................................84

8.16 AUDIO INTERFACE.......................................................................................................................858.16.1 Processor Audio Interface.................................................................................................858.16.2 TPS65950 Audio Interface.................................................................................................868.16.3 Audio Output Jack.............................................................................................................868.16.4 Audio Input Jack................................................................................................................86

8.17 DVI-D INTERFACE.......................................................................................................................878.17.1 Processor LCD Interface...................................................................................................888.17.2 LCD Power........................................................................................................................898.17.3 TFP410 Power...................................................................................................................898.17.4 TFP410 Framer.................................................................................................................898.17.5 TFP410 Control Pins.........................................................................................................908.17.6 DVI-D Connector...............................................................................................................91

8.18 LCD EXPANSION HEADERS.........................................................................................................938.19 S-VIDEO.......................................................................................................................................958.20 CAMERA PORT.............................................................................................................................96

8.20.1 Camera Power...................................................................................................................978.20.2 Camera I2C Port...............................................................................................................978.20.3 Processor Camera Port Interface......................................................................................978.20.4 Camera Modules..............................................................................................................100

8.21 RS232 PORT..............................................................................................................................1018.21.1 Processor Interface..........................................................................................................1018.21.2 Level Translator...............................................................................................................1018.21.3 RS232 Transceiver...........................................................................................................1028.21.4 Connector........................................................................................................................102

8.22 INDICATORS...............................................................................................................................1028.22.1 Power Indicator...............................................................................................................103

of 165


Revision A2

8.22.2 PMU Status Indicator......................................................................................................1038.22.3 User Indicators................................................................................................................1048.22.4 HUB Power Indicator......................................................................................................1048.22.5 Overvoltage Indicators....................................................................................................104

8.23 JTAG.........................................................................................................................................1058.23.1 Processor Interface..........................................................................................................1058.23.2 JTAG Connector..............................................................................................................106

8.24 MAIN EXPANSION HEADER.......................................................................................................1068.24.1 Processor Interface..........................................................................................................1068.24.2 Expansion Signals............................................................................................................1088.24.3 Power...............................................................................................................................1098.24.4 Reset.................................................................................................................................1098.24.5 Power Control.................................................................................................................109

8.25 LCD EXPANSION HEADER.........................................................................................................1108.26 AUXILIARY EXPANSION HEADER..............................................................................................111

8.26.1 MCBSP5 Signals..............................................................................................................1118.26.2 MMC3 Signals.................................................................................................................1128.26.3 ETK Signals.....................................................................................................................1128.26.4 HSUSB1 Signals..............................................................................................................1138.26.5 Alternate Clock................................................................................................................1138.26.6 HDQ 1-Wire.....................................................................................................................1138.26.7 ADC.................................................................................................................................1138.26.8 GPIO Signals...................................................................................................................1148.26.9 DMAREQ.........................................................................................................................114

8.27 AUDIO EXPANSION HEADER......................................................................................................114

9.0 CONNECTOR PINOUTS AND CABLES................................................................................115

9.1 POWER CONNECTOR..................................................................................................................1159.2 USB OTG..................................................................................................................................1169.3 S-VIDEO.....................................................................................................................................1179.4 DVI-D........................................................................................................................................1189.5 LCD...........................................................................................................................................120

9.5.1 Connector Pinout..................................................................................................................1209.5.2 Camera.................................................................................................................................1229.5.3 Audio McBSP2 Port.............................................................................................................1249.5.4 Auxiliary Access Header......................................................................................................1259.5.5 LCD and Expansion Measurements.....................................................................................1269.5.6 Mounting Scenarios..............................................................................................................127

9.6 AUDIO CONNECTIONS................................................................................................................1289.7 AUDIO OUT................................................................................................................................1299.8 JTAG.........................................................................................................................................1309.9 BATTERY INSTALLATION...........................................................................................................132

9.9.1 Battery..................................................................................................................................1329.9.2 Battery Installation...............................................................................................................132

10.0 BEAGLEBOARD ACCESSORIES...........................................................................................134

10.1 DC POWER SUPPLY...................................................................................................................13510.2 DVI CABLES..............................................................................................................................13610.3 DVI-D MONITORS.....................................................................................................................13610.4 MICROSD CARDS.......................................................................................................................13710.5 USB TO WIFI.............................................................................................................................13710.6 USB TO BLUETOOTH.................................................................................................................138

11.0 MECHANICAL INFORMATION.............................................................................................140

11.1 BEAGLEBOARD DIMENSIONS.....................................................................................................140

of 165


Revision A2

11.2 BEAGLEBOARD EXPANSION CARD DESIGN INFORMATION.......................................................14111.2.1 Mounting Method.............................................................................................................14111.2.2 Expansion EEPROM.......................................................................................................143

12.0 BOARD VERIFICATION TEST POINTS...............................................................................144

12.1.1 Signal Access Points........................................................................................................14612.2 TROUBLESHOOTING GUIDE........................................................................................................147

13.0 KNOWN ISSUES.........................................................................................................................148

14.0 PCB COMPONENT LOCATIONS...........................................................................................149

15.0 SCHEMATICS.............................................................................................................................151

16.0 BILLS OF MATERIAL..............................................................................................................163

17.0 PCB Information............................................................................................................................164

Figures

Figure 1. BeagleBoards C4 and -xM.............................................................................18Figure 2. USB Y-Cable.................................................................................................21Figure 3. The -xM Rev A Box......................................................................................28Figure 4. -xM Rev A Box Contents..............................................................................29Figure 5. USB OTG Connection...................................................................................30Figure 6. USB Host Connection....................................................................................31Figure 7. DC Power Connection...................................................................................32Figure 8. BeagleBoard JTAG Connection....................................................................33Figure 9. BeagleBoard Serial Cable Connection..........................................................34Figure 10. BeagleBoard S-Video Connection.............................................................35Figure 11. BeagleBoard DVI-D Connection...............................................................36Figure 12. BeagleBoard Audio Out Cable Connection...............................................37Figure 13. BeagleBoard Audio In Cable Connection.................................................38Figure 14. BeagleBoard Indicator Locations..............................................................39Figure 15. BeagleBoard Button Location...................................................................40Figure 16. BeagleBoard microSD Card Location.......................................................41Figure 17. BeagleBoard LCD Header Location..........................................................42Figure 18. BeagleBoard-xM High Level Block Diagram...........................................43Figure 19. BeagleBoard Major Components..............................................................44Figure 20. Overvoltage Protection..............................................................................45Figure 21. Input Power Section...................................................................................47Figure 22. AUX 3.3 Power Section............................................................................50Figure 23. Processor Current Measurement................................................................51Figure 24. VBAT Power Conditioning.......................................................................52Figure 25. Main Power Rails......................................................................................55Figure 26. Peripheral Voltages....................................................................................58Figure 27. Power Sequencing.....................................................................................61Figure 28. Reset Circuitry...........................................................................................62Figure 29. AM37x Block Diagram.............................................................................64Figure 30. McBSP2 Interface......................................................................................66

of 165


Revision A2

Figure 31. McBSP1 Interface......................................................................................67Figure 32. McBSP3 Interface......................................................................................67Figure 33. POP Memory.............................................................................................70Figure 34. System Clocks...........................................................................................70Figure 35. USB OTG Design......................................................................................73Figure 36. USB HUB Block Diagram.........................................................................76Figure 37. HUB Power Circuitry................................................................................77Figure 38. USB PHY Design......................................................................................78Figure 39. USB HUB Design......................................................................................80Figure 40. USB Port Power Design............................................................................81Figure 41. USB Based Ethernet Design......................................................................82Figure 42. microSD Interface......................................................................................83Figure 43. Audio Circuitry..........................................................................................85Figure 44. DVI-D Interface.........................................................................................87Figure 45. S-Video Interface.......................................................................................95Figure 46. Camera Port Interface................................................................................96Figure 47. Camera Modules......................................................................................100Figure 48. RS232 Interface Design...........................................................................101Figure 49. Indicator Design.......................................................................................103Figure 50. JTAG Interface........................................................................................105Figure 51. Main Expansion Header Processor Connections.....................................106Figure 52. Power Connector.....................................................................................115Figure 53. USB OTG Connector...............................................................................116Figure 54. OTG Host Shorting Pads.........................................................................116Figure 55. S-Video Connector..................................................................................117Figure 56. DVI-D Connector....................................................................................118Figure 57. DVI-D Cable............................................................................................119Figure 58. DVI-D Cable............................................................................................119Figure 59. LCD Expansion Connector Pins..............................................................121Figure 60. Camera Connector...................................................................................123Figure 61. Camera Module.......................................................................................123Figure 62. McBSP Audio Connector........................................................................124Figure 63. Auxiliary Access Connector....................................................................125Figure 64. Top Mount LCD Adapter........................................................................126Figure 65. Bottom Mount LCD Adapter...................................................................127Figure 66. Audio In Plug...........................................................................................128Figure 67. Audio In Connector.................................................................................128Figure 68. Audio Out Plug........................................................................................129Figure 69. Audio Out Connector...............................................................................129Figure 70. JTAG Connector Pinout..........................................................................130Figure 71. JTAG 14 to 20 Pin Adapter.....................................................................131Figure 72. JTAG Connector Pinout..........................................................................131Figure 73. Optional Battery.......................................................................................132Figure 74. Optional Battery Location.......................................................................133Figure 75. Resistor R65.............................................................................................133Figure 76. DC Power Supply....................................................................................135

of 165


Revision A2

Figure 77. HDMI to DVI-D Cable...........................................................................136Figure 78. USB to WiFi............................................................................................137Figure 79. USB to Bluetooth.....................................................................................138Figure 80. BeagleBoard Dimension Drawing...........................................................140Figure 81. BeagleBoard Bottom Stacked Daughter Card........................................141Figure 82. BeagleBoard-xM Expansion Headers......................................................142Figure 83. BeagleBoard Expansion Board EEPROM Schematic.............................143Figure 84. BeagleBoard Voltage Access Points.......................................................144Figure 85. BeagleBoard Signal Access Points..........................................................146Figure 86. BeagleBoard Top Side Components........................................................149Figure 87. BeagleBoard Bottom Side Components..................................................150

Tables

Table 1. Change History..............................................................................................15Table 2. BeagleBoard-xM Features.............................................................................19Table 3. BeagleBoard Electrical Specification -xM Rev A.........................................26Table 4. Processor Pin Muxing Settings......................................................................68Table 5. Processor GPIO Pins......................................................................................69Table 6. Processor Interrupt Pins.................................................................................69Table 7. Processor ULPI Interface...............................................................................74Table 8. TPS65950 ULPI Interface.............................................................................74Table 9. USB OTG Charge Pump Pins........................................................................75Table 10. USB Host Port OMAP Signals......................................................................78Table 11. SD/MMC OMAP Signals..............................................................................83Table 12. Processor Audio Signals................................................................................85Table 13. Processor Audio Signals................................................................................86Table 14. Processor LCD Signals..................................................................................88Table 15. TFP410 Interface Signals..............................................................................89Table 16. P11 LCD Signals...........................................................................................93Table 17. P13 LCD Signals...........................................................................................94Table 18. S-Video Interface Signals..............................................................................95Table 19. Camera Interface Signals...............................................................................98Table 20. Camera Pin Signal Mapping..........................................................................99Table 21. JTAG Signals...............................................................................................105Table 22. Expansion Connector Signals......................................................................107Table 23. Expansion Connector Signal Groups...........................................................108Table 24. P11 GPIO Signals........................................................................................110Table 25. P13 GPIO Signals........................................................................................110Table 26. P13 Auxiliary Expansion Signals................................................................111Table 27. P13 McBSP5 Expansion Signals.................................................................111Table 28. P13 MMC3 Expansion Signals....................................................................112Table 29. P13 Auxiliary ETK Signals.........................................................................112Table 30. P13 High Speed USB Expansion Signals....................................................113Table 31. P13 Auxiliary GPIO Signals........................................................................114Table 32. DVI-D to HDMI Cable................................................................................118Table 33. P11 LCD Signals.........................................................................................120

of 165


Revision A2

Table 34. P13 LCD Signals.........................................................................................121Table 35. P10 Camera Signals.....................................................................................122Table 36. P10 McBSP2 Signals...................................................................................124Table 37. P17 Auxiliary Access Signals......................................................................125Table 38. Connector Dimensions.................................................................................126Table 39. JTAG Signals...............................................................................................130Table 40. DC Power Supply Specifications.................................................................135Table 41. DC Power Supplies......................................................................................135Table 42. DVI-D Monitors Tested...............................................................................136Table 43. SD/MMC Cards Tested...............................................................................137Table 44. USB to WiFi Adapters.................................................................................138Table 45. USB to Bluetooth Adapters.........................................................................139Table 46. Voltages.......................................................................................................145Table 47. Troubleshooting...........................................................................................147Table 48. Known Issues...............................................................................................148

NOTES

of 165


Revision A2

1.0 Introduction

This document is the System Reference Manual for the BeagleBoard-xM, a low cost ARM Cortex A8 board supported through BeagleBoard.org. This document provides detailed information on the overall design and usage of the BeagleBoard from the system level perspective. It is not intended to provide detailed documentation of the processor or any other component used on the board. It is expected that the user will refer to the appropriate documents for these devices to access detailed information.

The processor used on the BeagleBoard-xM is compatible with several Cortex A8 processors manufactured by Texas Instruments. Currently, the processor is a DM3730 processor, which has yet to be announced by Texas Instruments. The only documentation that is available is the AM3715. The key difference between the AM3715 and the DM3730, is that the DSP is not included on the AM3715.

For the remainder of this document, it will only be referred to as the processor.

The key sections in this document are:

Section 2.0– Change HistoryProvides tracking for the changes made to the System Reference Manual.

Section 3.0– Definitions and ReferencesThis section provides definitions for commonly used terms and acronyms.

Section 4.0– OverviewThis is a high level overview of the BeagleBoard.

Section 5.0– SpecificationProvided here are the features and electrical specifications of the BeagleBoard.

Section 6.0-Product ContentsDescribes what the BeagleBoard package looks like and what is included in the box.

Section 7.0– HookupCovered here is how to connect the various cables to the BeagleBoard.

Section 8.0– System Architecture and DesignThis section provides information on the overall architecture and design of the BeagleBoard. This is a very detailed section that goes into the design of each circuit on the board.

Section 9.0– Connector Pinouts and CablesThe section describes each connector and cable used in the system. This will allow the user to create cables, purchase cables, or to perform debugging as needed.

Section 10.0– BeagleBoard AccessoriesCovered in this section are a few of the accessories that may be used with BeagleBoard. This is not an exhaustive list, but does provide an idea of the types

of 165


Revision A2

of cables and accessories that can be supported and how to find them. It also provides a definition of what they need to be. It does not guarantee that these devices will work on all OS implementations.

Section 11.0 – MechanicalInformation is provided here on the dimensions of the BeagleBoard.

Section 12.0 – TroubleshootingHere is where you can find tips on troubleshooting the setup of the BeagleBoard.

Section 13.0- Known IssuesThis section describes the known issues with the current revision of the BeagleBoard and any workarounds that may be possible.

Section 14.0- BeagleBoard ComponentsThis section provides information on the top and bottom side silkscreen of the BeagleBoard showing the location of the components.

Section 15.0- BeagleBoard SchematicsThese are the schematics for the BeagleBoard and information on where to get the

PDF and OrCAD files..Section 16.0- Bill Of Material

This section describes where to get the latest Bill of Material for the BeagleBoard.Section 17.0- BeagleBoard PCB Information

This section describes where to get the PCB file information for the BeagleBoard.

of 165


Revision A2

2.0 Change History

2.1 Change History

Table 1 tracks the changes made for each revision of this document.

Table 1. Change History

Rev Changes Date By

A Initial release. 6/4/2010 GC

A1 Updated to new power OVP scheme 6/21/2020 GC

A2 Updated with camera and Memory information 7/23/2010 GC

2.2 Revision C4 vs. –xM Revision A2

There are several key differences between the BeagleBoard Revision C4 versus the -xM Rev A2 version.

2.2.1 Hardware Changes

AREA -xM C4 CommentsProcessor DM3730 OMAP3530ARM Frequency 1GHZ 720MHzDSP Frequency 800Mhz 520MHzSGX Frequency 200Mhz 110MHzDDR 512MB 256MBDDR Speed 166MHz 166MHzNAND 0 256MBSD Connector uSD MMC/SDUSB Host Ports 4 1Host Port Speed FS/LS/HS HSSerial Connector DB9 Header Direct connect to USB to Serial

CableCamera Header Yes No Leopard Imaging Camera moduleShips with 4G SD Yes No Contains bootable desktopOvervoltage Protection Yes NoPower LED turnoff Yes NoSerial Port Power Turnoff Yes NoMMC3 Expansion Header Yes NoMcBSP2 Expansion Header

Yes No

There will be two different assembly versions of the –xM. These two versions will be shipping at the same time. The long-term plan is to only ship one eventually.

-00 Micron LPDDR 512MB-01 Numonyx LPDDR 512MB

of 165


Revision A2

Here is a brief explanation for the reason behind this.

We are having yield issues with the current batch of Micron parts. We are hoping that the next batch of production versions will work. However, the dates are continuing to ship so we do not know when we will receive those parts. So, we are starting production with the Numonyx parts and will continue to build using those parts until such time as the Micron parts are proved to be working, have acceptable yields, and we have steady supply. There are no issues with the -00 assemblies that use the Micron parts. We just cannot afford to scrap all those boards due to poor yields.

All features and capabilities are the same between the two assemblies with the exception that in theory the Micron parts should run at 200MHz.

2.2.2 Software Changes

Following are the changes to the SW.

o Use of a universal Beagle XLoader and UBoot. These will work on any Beagle made. They include support for the 512MB DDR and the removal of the NAND from the –xM board.

o A demo version of the Angstrom desktop distribution.

of 165


Revision A2

3.0 Definitions and References

3.1 Definitions

SD- Secure DigitalmicroSD- Smal version of the standard SD cardMDDR- Mobile Dual Data RateSDRAM- Synchronous Dualrate Random Access Memory.

4.0 BeagleBoard Overview

The BeagleBoard is designed specifically to address the Open Source Community. It has been equipped with a minimum set of features to allow the user to experience the power of the processor and is not intended as a full development platform as many of the features and interfaces supplied by the processor are not accessible from the BeagleBoard. By utilizing standard interfaces, the BeagleBoard is highly extensible to add many features and interfaces. It is not intended for use in end products. All of the design information is freely available and can be used as the basis for a product. BeagleBoards will not be sold for use in any product as this hampers the ability to get the boards to as many community members as possible and to grow the community.

4.1 BeagleBoard Versions

There are two different versions of the beagle in production, the Rev C4 and the –xM. Figure 1 is a picture of each of these versions. This manual covers the –xm Version only. Please refer to the Rev C4

The Figure 1 provides an example of a few of the various usage scenarios for the BeagleBoard.

of 165


Revision A2

Figure 1. BeagleBoards C4 and -xM

of 165


Revision A2

5.0 BeagleBoard Specification

This section covers the specifications of the BeagleBoard and provides a high level description of the major components and interfaces that make up the BeagleBoard.

5.1 BeagleBoard Features

Table 2 provides a list of the BeagleBoard’s features.

Table 2. BeagleBoard-xM Features

FeatureProcessor Texas Instruments Cortex A8 1GHz processor

POP Memory Micron 4Gb MDDR SDRAM (512MB) 200MHz

PMIC TPS65950

Power RegulatorsAudio CODEC

ResetUSB OTG PHY

Debug Support14-pin JTAG GPIO Pins

UART 3 LEDs

PCB 3.1” x 3.0” (78.74 x 76.2mm) 6 layers

IndicatorsPower, Power Error 2-User Controllable

PMU USB Power

HS USB 2.0 OTG PortMini AB USB connector

TPS65950 I/F

USB Host PortsSMSC LAN9514 Ethernet HUB

4 FS/LS/HSUp to 500ma per Port if adequate

power is suppliedEthernet 10/100 From USB HUB

Audio Connectors3.5mm 3.5mm

L+R out L+R Stereo InSD/MMC Connector MicroSD

User Interface 1-User defined button Reset Button

Video DVI-D S-VideoCamera Connector Supports Leopard Imaging Module

Power Connector USB Power DC PowerOvervoltage Protection Shutdown @ Over voltage

Main Expansion Connector

Power (5V & 1.8V) UARTMcBSP McSPI

I2C GPIOMMC2 PWM

2 LCD Connectors Access to all of the LCD control signals plus I2C

3.3V, 5V, 1.8V

Auxiliary Audio 4 pin connector McBSP2Auxiliary Expansion MMC3 MMC3,GPIO,ADC,HDQ

of 165


Revision A2

The following sections provide more detail on each feature and sections of the BeagleBoard.

5.2 Processor

The BeagleBoard-xM processor is the DM3730CBP 1GHz version and comes in a .4mm pitch POP package. POP (Package on Package) is a technique where the memory is mounted on top of the processor. For this reason, when looking at the BeagleBoard, you will not find an actual part labeled DM3730CBP, but instead see the part number for the memory.

5.3 Memory

There are two possible memory devices used on the –xM. The -00 assembly uses the Micron POP memory and the -01 uses the Numonyx POP memory. The key function of the POP memory is to provide:

o 4Gb MDDR SDRAM x32 (512MB @ 166MHz)

No other memory devices are on the BeagleBoard. It is possible however, that additional non volatile memory storage can be added to BeagleBoard by:

o Accessing the memory on the uSD cardo Use the USB OTG port and a powered USB hub to drive a USB Thumb drive or

hard drive.o Install a thumbdrive into one of the USB portso Add a USB to Hard Disk adapter to one of the USB ports

Support for these devices is dependent upon driver support in the OS.

5.4 Power Management

The TPS65950 is used on the BeagleBoard to provide power with the exception of a 3.3V regulator which is used to provide power to the DVI-D encoder and RS232 driver and an additional 3.3V regulator to power the USB Hub. In addition to the power the TPS65950 also provides:

o Stereo Audio Outo Stereo Audio ino Power on reseto USB OTG PHYo Status LED

of 165


Revision A2

5.5 HS USB 2.0 OTG Port

The USB OTG port can be used as the primary power source and communication link for the BeagleBoard and derives power from the PC over the USB cable. The client port is limited in most cases to 500mA by the PC. A single PC USB port is not sufficient to power the BeagleBoard if the USB Host is enabled. It is configured by the default in the software supplied. The increase in power is due to the addition of the USB HUB on BeagleBoard.

It is possible to take the current supplied by the USB ports to 1A by using a Y cable. Figure 2 shows and example of the Y-Cable for the USB.

Figure 2. USB Y-Cable

The BeagleBoard requires a Y-Cable minAB to USB A cable or as mentioned a single cable can be used if the USB Hub is powered down.

There is an option to provide external power to the BeagleBoard using a 5V DC supply and is discussed later in this section.

5.6 HS USB 2.0 Host Port

On the board are four USB Type A connectors with full LS/FS/HS support. Each port can provide power on/off control and up to 500mA of current at 5V as long as the input DC is at least 3A.

of 165


Revision A2

5.7 Stereo Audio Output Connector

A 3.5mm standard stereo output audio jack is provided to access the stereo output of the onboard audio CODEC. The Audio CODEC is provided by the TPS65950.

5.8 Stereo Audio In Connector

A 3.5mm standard stereo audio input jack is provided to access the stereo output of the onboard audio CODEC.

5.9 S-Video Connector

A 4 pin DIN connector is provided to access the S-Video output of the BeagleBoard. This is a separate output from the processor and can contain different video output data from what is found on the DVI-D output if the software is configured to do it.

It will support NTSC or PAL format output to a standard TV. The default is NTSC, but can be changed via the Software.

5.10 DVI-D Connector

The BeagleBoard can drive a LCD panel equipped with a DVI-D digital input. This is the standard LCD panel interface of the processor and will support 24b color output. DDC2B (Display Data Channel) or EDID (Enhanced Display ID) support over I2C is provided in order to allow for the identification of the LCD monitor type and the required settings.

The BeagleBoard is equipped with a DVI-D interface that uses an HDMI connector that was selected for its small size. It does not support the full HDMI interface and is used to provide the DVI-D interface portion only. The user must use a HDMI to DVI-D cable or adapter to connect to a LCD monitor. This cable or adapter is not provided with the BeagleBoard. A standard HDMI cable can be used when connecting to a monitor with an HDMI connector.

DO NOT PLUG IN THE DVI-D CONNECTOR TO A DISPLAY WITH THE BEAGLEBAORD POWERED ON. PLUG IN THE CABLE TO THE DISPLAY

AND THEN POWER ON THE BEAGLEBOARD.

5.11 LCD Header

A pair of 1.27mm pitch 2x10 headers are provided to gain access to the LCD signals. This allows for the creation of LCD boards that will allow adapters to be made to provide the level translation to support different LCD panels.

of 165


Revision A2

5.12 microSD Connector

A single microSD connector is provided as a means for the main non-volatile memory storage on the board. This replaces the 6 in 2 SD/MMC connector found on the C4.

5.13 Reset Button

When pressed and released, causes a power on reset of the BeagleBoard.

5.14 User Button

A button is provided on the BeagleBoard to be used as an application button that can be used by SW as needed. As there is no NAND boot option on the board, this button is no longer needed to force an SD card boot. It is can be used by the UBoot SW to switch between user scripts to allow different boot configurations to be selected as long as that feature is included in the UBoot used..

5.15 Indicators

There are five green LEDs on the BeagleBoard that can be controlled by the user.

o One on the TPS65950 that is programmed via the I2C interfaceo Two on the processor controlled via GPIO pinso One Power LED that indicates that power is applied and can be turned off

via SW.o One to indicate that power is applied to the onboard USB HUB and can be

controlled via the SW.

There is also on RED on the BeagleBoard that provides an indication that the connected to the board exceeds the voltage range of the board. If this LED ever turns on, please remove the power connector and look for the correct power supply.

5.16 Power Connector

Power will be supplied via the USB OTG connector and if a need arises for additional power, such as when a board is added to the expansion connectors, a larger wall supply 5V can be plugged into the optional power jack. When the wall supply is plugged in, it will remove the power path from the USB connector and will be the power source for the whole board. The power supply is not provided with the BeagleBoard.

When using the USB OTG port in the host mode, the DC supply must be connected as the USB port will be used to provide limited power to the hub at a maximum of 100mA,

of 165


Revision A2

so a hub must be powered. The 100mA is not impacted by having a higher amperage supply plugged into the DC power jack. The 100mA is a function of the OTG port itself.Make sure the DC supply is regulated and a clean supply. If the power is over the voltage specification, a RED LED will turn on. This will prevent the power form actually making it to the circuitry on the board and will stay on as long as the power exceeds the voltage specification.

5.17 JTAG Connector

A 14 pin JTAG header is provided on the BeagleBoard to facilitate the SW development and debugging of the board by using various JTAG emulators. The interface is at 1.8V on all signals. Only 1.8V Levels are supported. DO NOT expose the JTAG header to 3.3V.

5.18 RS232 DB9 Connector

Support for RS232 via UART3 is provided by DB9 connector on the BeagleBoard for access to an onboard RS232 transceiver. A USB to Serial cable can be plugged directly into the Beagle. No null modem cable is required. A standard male to female straight DB9 cable may also be used.

5.19 Main Expansion Header

A single 28 pin header is provided on the board to allow for the connection of various expansion cards that could be developed by the users or other sources. Due to multiplexing, different signals can be provided on each pin. This header is populated on each board.

5.20 Camera Connector

A single connector has been added to the BeagleBoard–xM board for the purpose of supporting a camera module. The camera module does not come with the board but can be obtained from Leopard Imaging. The supported resolutions include VGA, 2MP, 3MP, and 5MP camera modules. For proper operation of the cameras, the correct SW drivers are required. This connector is populated on the board and is ready for the camer module to ne installed.

5.21 MMC3 Expansion Header

New to the BeagleBoard-xM is a 20 pin connector provided to allow access to additional signals including GPIO and the MMC3 port. This connector is populated on the board.

of 165


Revision A2

5.22 McBSP Expansion Header

A 4 pin connector is provided to allow access to the McBSP2 signals for audio applications. In order to use these signals, the audio interface on the TPS65950 must be disabled by the SW. This connector is populated on the board..

5.23 BeagleBoard Mechanical Specifications

Size: 3.35” x 3.45”Max height: TBMLayers: 6PCB thickness: .062”

RoHS Compliant: Yes Weight: TBW

of 165


Revision A2

5.24 Electrical Specifications

Table 3 is the electrical specification of the external interfaces to the BeagleBoard-xM Rev A.

Table 3. BeagleBoard Electrical Specification -xM Rev A

Specification Min Typ Max UnitPower

Input Voltage USB 5 5.2 VCurrent USB 350 mA

Input Voltage DC 4.8 5 5.2 VCurrent DC 750 mAMax Voltage without damage 12 V

Expansion Voltage (5V) 4.8 5 5.2 VCurent (Dépends on source current avalable) 1 A

Expansion Voltage (1.8V) 1.75 1.8 1.85 VCurrent 30 mA

USB Host (Same as the DC supplied by the power plug or USB 5V) 4.8 5 5.2 VCurrent (Depends on what the DC source can supply over what the board requires)

Varies

USB OTGHigh Speed Mode 480 Mb/SFull Speed Mode 12.5 Mb/SLow Speed Mode 1.5 Mb/S

USB HostHigh Speed Mode 480 Mb/SFull Speed Mode 12.5 Mb/SLow Speed Mode 1.5 Mb/S

RS232Transmit

High Level Output Voltage 5 5.4 VLow Level output voltage -5 -5.5 VOutput impedance +/-35 +/-60 mAMaximum data rate 250 Kbit/S

ReceiveHigh level Input Voltage -2.7 -3.2 VLo Level Input Voltage .4Input resistance 3 5 7 Kohms

JTAGRealview ICE Tool 30 MHzXDS560 30 MHzXDS510 30 MHzLauterbach(tm) 30 MHz

microSDVoltage Mode 1.8V 1.71 1.8 1.89 VVoltage Mode 3.0V 2.7 3.0 VCurrent 220 mAClock 48 MHz

DVI-DPixel Clock Frequency 25 65 MHz

of 165


Revision A2

High level output voltage 3.3 VSwing output voltage 400 600 mVp-pMaximum resolution 1024

x 768S-Video

Full scale output voltage (75ohm load) .7 .88 1 VOffset voltage 50 mVOutput Impedance 67.5 75 82.5 Ohms

Audio InPeak-to-peak single-ended input voltage (0 dBFs) 1.5 VppTotal harmonic distortion (sine wave @ 1.02 kHz @ -1 dBFs) -80 -75 dBTotal harmonic distortion (sine wave @ 1.02 kHz) 2

0 Hz to 20 kHz, A-weighted audio, Gain = 0 dB-85 -78 dB

Audio OutLoad Impedance @100 pF 14 16 ohmsMaximum Output Power (At 0.53 Vrms differential output voltage

and load impedance = 16 Ohms)17.56 mW

Peak-to-Peak output voltage 1.5 VppTotal Harmonic Distortion @ 0 dBFs -80 -75 dBIdle channel noise (20Hz to 20KHz) -90 -85 dB

of 165


Revision A2

6.0 Product Contents

Under this section is a description of what comes in the box when the BeagleBoard is purchased.

6.1 BeagleBoard In the Box

The final packaged -xM Rev A product will contain the following:

o 1 Boxo 1 BeagleBoard in an ESD Bago 1 uSD cardo 1 uSD Card to MMC Adapter

NO CABLES ARE PROVIDED WITH THE BEAGLEBOARD.

Figure 3. The -xM Rev A2 Box

of 165


Revision A2

Figure 4. -xM Rev A2 Box Contents

6.2 Software on the BeagleBoard

There is no NAND on the board so no SW is preinstalled on the board as it is on the Rev C4. The –xM does come with a 4GB SD card that the board boots from. It contains all of the code required for the board to boot to an Angstrom desktop. It can also be used to boot to UBoot by hitting a key during the booting process before it reads the UImage.

6.3 Repairs

If you feel the board is in need of repair, follow the RMA Request process found at http://beagleboard.org/support/rma

Do not send the board in for repair until a RMA authorization has been provided.

Do not return the board t the distributor.

of 165

http://beagleboard.org/support/rma


Revision A2

7.0 BeagleBoard Hookup

This section provides an overview of all of the connectors on the BeagleBoard.

7.1 Connecting USB OTG

The USB OTG port connects to the PC host and uses a miniAB cable through which power can be provided to the BeagleBoard. Figure 5 shows where the cable is connected to the BeagleBoard.

If the OTG Port is to be used as a Host, the ID pin must be grounded. This means that you must have a 5 pin cable connected to the OTG port on the BeagleBoard and you must use a USB powered HUB. There is also an option to ground the ID on the board and is discussed later. You can power the board form this port, but there may not be enough power supplied by the PC to power all features, such as the USB Host ports and the Ethernet Port. If you use the double ended USB cable, you should be able to power the board with minimal issues as long as you do not load down the USB Host ports with heavy current devices.

Figure 5. USB OTG Connection

of 165


Revision A2

7.2 Connecting USB Host

The Beagle is equipped with 4 USB Host connectors. Figure 6 shows the location of the USB Host connectors.

Figure 6. USB Host Connection

of 165


Revision A2

7.3 Connecting DC Power

A DC supply can be used to power the BeagleBoard by plugging it into the power jack. The power supply is not provided with the BeagleBoard, but can be obtained from various sources. You need to make sure the supply is a regulated 5V supply. Figure 7 shows where to insert the power supply into the power jack.

Figure 7. DC Power Connection

The power supply must have a 2.1mm I.D x 5.5mm O.D. x 9.5mm and can be either straight or right angle. Connecting anything other than 5V will activate the over voltage circuitry, turning on a red LED. The board will not function until the correct power supply is used. If you are using the USB OTG port in the OTG or host mode, you must have an external DC supply powering the BeagleBoard.

It is highly recommended that on the -XM Rev A version of the board that an external power supply or double USB cable be used if the USB Host is to be used. Most USB supplies will not be able to supply the required current over a single USB port.

of 165


Revision A2

7.4 Connecting JTAG

A JTAG emulator can be used for advanced debugging by connecting it to the JTAG header on the BeagleBoard. Only the 14pin version of the JTAG is supported and if a 20pin version is needed, you will to contact your emulator supplier for the appropriate adapter. Figure 8 shows the connection of the JTAG cable to the BeagleBoard.

Figure 8. BeagleBoard JTAG Connection

DO NOT expose the JTAG header to 3.3V. It supports 1.8V only.

of 165


Revision A2

7.5 Connecting Serial Cable

In order to access the serial port of the BeagleBoard a serial cable is required. New to the –xM version is the removal of the 10 pin header and the addition of a female DB9 connector. The configuration of the DB9 is such that a USB to serial adapter can be plugged direct into the Beagle connector. No null modem cable is required. Figure 9 shows where the serial cable is to be installed.

Figure 9. BeagleBoard Serial Cable Connection

If you are using a standard serial port on the PC, a straight through male to female cable is required. The cable used on the Rev C4 will not work on the –xM board.

of 165


Revision A2

7.6 Connecting S-Video

An S-Video cable can be connected to the BeagleBoard and from there it can be connected to a TV or monitor that supports an S-Video input. This cable is not supplied with the BeagleBoard. Figure 10 shows the connector for the S-Video cable.

Figure 10. BeagleBoard S-Video Connection

of 165


Revision A2

7.7 Connecting DVI-D Cable

In order to connect the DVI-D output to a monitor, a HDMI to DVI-D cable is required. This cable is not supplied with BeagleBoard but can be obtained through numerous sources. Figure 11 shows the proper connection point for the cable.

Figure 11. BeagleBoard DVI-D Connection

DO NOT PLUG IN THE DVI-D CONNECTOR TO A DISPLAY WITH THE BEAGLEBAORD POWERED ON. PLUG IN THE CABLE TO THE DISPLAY AND THEN POWER ON THE

BEAGLEBOARD.

of 165


Revision A2

7.8 Connecting Stereo Out Cable

An external Audio output device, such as external stereo powered speakers, can be connected to the BeagleBoard via a 3.5mm jack. The audio cables are not provided with BeagleBoard, but can be obtained from just about anywhere. Figure 12 shows where the cable connected to the stereo out jack.

Figure 12. BeagleBoard Audio Out Cable Connection

of 165


Revision A2

7.9 Connecting Stereo In Cable

External Audio input devices, such as a powered microphone or the audio output of a PC or MP3 player, can be connected to the Beagle via a 3.5mm jack. The audio cables are not provided with BeagleBoard, but can be obtained from several sources. Figure 13 shows where the cable is connected to the stereo input jack.

Figure 13. BeagleBoard Audio In Cable Connection

of 165


Revision A2

7.10 Indicator Locations

There are five green and one RED indicator on the BeagleBoard. Figure 14 shows the location of each indicator. Each indicator will be described in more detail later in this document.

Figure 14. BeagleBoard Indicator Locations

POWER indicates that power is applied to the board.USR0/1 can be used by the SW as neededPMU is controlled from the power management chip and can be connected to a PWM.VOLT will turn on when the DC voltage exceeds specificationHUB turns on when power is applied to the USB HUB.

of 165


Revision A2

7.11 Button Locations

There are two buttons on the BeagleBoard; the RESET button when pressed will force a board reset and the USER button which can be used by the SW for user interaction. Figure 15 shows the location of the buttons.

Figure 15. BeagleBoard Button Location

The User button does no affect the boot source of the board as is the case on the rev C4 version.

of 165


Revision A2

7.12 microSD Connection

The microSD is the primary boot source for the board. It uses a push-push connector for the insertion and removal of the microSD card. The connector is mounted on the bottom side of the board. Figure 16 shows the location of the microSD connector.

Figure 16. BeagleBoard microSD Card Location

The microSD card should be inserted with the writing on the card facing up. The white silkscreen area on top of the board works as a guide to align the card for insertion.

of 165


Revision A2

7.13 LCD Connection

There are two headers provided to allow access to the LCD signals on the BeagleBoard. These headers are 2x10 headers with a spacing of .05 (1.27mm) pitch. How these connectors are used is determined by the design of the adapter board that is connected to them. Figure 17 shows the location of the LCD headers on the Beagle.

Figure 17. BeagleBoard LCD Header Location

Adapter boards are becoming available for such things as LCD panels and VGA adapters.

of 165


Revision A2

8.0 BeagleBoard System Architecture and Design

This section provides a high level description of the design of the BeagleBoard-xM and its overall architecture.

8.1 System Block Diagram

Figure 18 is the high level block diagram of the BeagleBoard-xM.

Figure 18. BeagleBoard-xM High Level Block Diagram

Figure 19 shows the location of the key components on the board.

of 165


Revision A2

Figure 19. BeagleBoard Major Components

This remainder of this section describes in detail the architecture and design of the BeagleBoard.

You will notice certain things in this section.

o The schematic has been created for each section showing only the pertinent components and their connections.

o The pin names differ from the actual schematic. For ease of reading, the names have been truncated to only show the specific functions of that pin as used in the design.

of 165


Revision A2

8.2 Over Voltage Protection

A new feature found on the –xM board is the overvoltage protection circuit. The primary function of this circuit it to prevent voltage levels in excess of the specification from reaching other circuitry on the board and causing damage to the board. Figure 21 is the diagram of the circuitry design.

C 2 1 21 0 u F , C E R , 1 2 0 6 , 2 5 V

U 1 9

TP S 3 8 0 3 G 1 5

N C1

G N D2

R S E T3

V D D4

S E N S E5

R 1 3 01 0 K

V O L TD E TV O L TD E T

5V

VO

LTE

RR

_R

GRN

D 1 3L TS T-C 1 5 0 C K T

VOLT_ERR

R 1 3 8

1 0 K


D C _ I N

C 1 8 8

0 . 1 u F , 1 0 V

R 1 3 3

D N I , 0 6 0 3

D C _ 5 V _ U S B

R 1 _ U 3 1

V O L TE R R _ L E D

R 1 3 4

D N I , 0 6 0 3

D C _ 5 V

R 1 5 0 3 2 . 4 K , 1 %

P 2

C O N N _ P W R 1 _ 2 . 5 M M

231

R 1 4 33 2 . 4 K , 1 %

R 2 _ U 3 2

DC_POWER

R 1 4 4 3 3 0R 2 _ U 3 1

D C 5 V _ S N S

U 3 1F D C 6 3 3 1 L

V I N4

V O U T23

V O U T12

R 1 / C 16

O N / O F F5

R 21

R 1 3 1

2 2 . 6 K , . 1 % , 0 6 0 3

C 2 1 41 0 u F , C E R , 1 2 0 6 , 2 5 V

R 1 3 2

8 . 0 6 K , . 1 % , 0 6 0 3

R 1 5 23 3 0

U 3 2F D C 6 3 3 1 L

V I N4

V O U T23

V O U T12

R 1 / C 16

O N / O F F5

R 21R 1 _ U 3 2

47k

10k Q 2 A

R N 1 9 0 7

16

2

R 1 2 1

5 1 0

D C _ I N

47k

10k Q 2 B

R N 1 9 0 7

43

5

D C _ I N

C 2 2 1

1 0 u F , C E R , 1 2 0 6 , 2 5 V

D C 5 V _ L V L

V O L TE R R

D C _ I N

Figure 20. Overvoltage Protection

The circuit is comprised of the following key functions:

o Overvoltage detectiono Overvoltage indicationo Overvoltage shutdown

Each of these functions is discussed in the following sections.

of 165


Revision A2

8.2.1 Detection

The detection is handled by a TPS3803G15 voltage detector which has a fixed-sense threshold voltage of 1.4V set by an internal voltage divider, There is a another version of this devices, the TPS3803−01 has an adjustable SENSE input that can be configured by two external resistors. The design does allow for this, but the resistors are not populated and the TPS3803G15 device is used in the design. RESET is asserted in the case where the VDD drops below the 1.4V level.

In this design we use the device in reverse. If the voltage exceeds 1.4 volts, the RESET is released which results in an error condition. The voltage divider made of R168 and R169 is set to where if the voltage coming in is over 5.3V a level in excess of the 1.4V is presented to the TPS3803G15. If detected, a release of the RESET signal, which is open drain, will result in the signal going high via the pullup R158.

8.2.2 Indication

When the error condition occurs, a red LED, D16, will turn on. This is driven by ½ of Q3. This indicates to the user that the voltage is too high and that another power supply should be used. The LED will remain on until the overvoltage condition has been removed.

8.2.3 Shutdown

The error condition also results in ½ of Q3 being activated which takes the VOLTERR signal low. This will prevent the two FDC6330L load switches from turning on.

One load switch, U35, removes the power form the main board regulator that provides power to the board, preventing anything from receiving power. Until the overvoltage condition has been resolved, the board will not power up.

The other load switch, U34, removes the power from the DC_5V_USB rail which provides the power to the USB devices. This helps prevent damage to any USB device that may be plugged in at the time of power up. Until the overvoltage condition has been resolved, the board will not power up.

If there is no overvoltage condition or if the previous one has been removed, the pullup, R160, will turn on the two load switches connecting the power. Each of these switches can handle in excess of 2A in normal operation.

of 165


Revision A2

8.3 Power Conditioning

There are two possible sources of the 5V required by the BeagleBoard. It can come from the USB OTG port connected to a PC or a 5V DC supply. The USB supply is sufficient to power the BeagleBoard in some cases if the SW does not activate the USB HUB. If the USB HUB is needed, then a minimum of two PC USB ports are required t supply the power. However, depending on the load needed by the expansion port on BeagleBoard and the usage of the USB Host ports, additional power most likely will be required even in this scenario. This is where the DC supply comes in to play.

It should also be noted that if an OTG configuration is used, for example tying two BeagleBoards together via a UBS OTG cable, both of the BeagleBoards must be powered by the DC supply. If the OTG port is used as a Host port, then the DC supply must also be used.

Figure 21 is the design of the power input section.

5V

P 1

m in i U S B -A B

D -2

D +3

V B1

I D4

G2

7

G3

6

G 15

G5

8

G4

9

US B _CLIE NT /OTG P ORT

D C _ 5 VP 2

C O N N _ P W R 1 _ 2 . 5 M M

231

R 1 5 3 3 2 . 4 K , 1 %

DC_POWER

U 2

TP S 2 1 4 1 P W P

L D O _ I N4

L D O _ E N6

S W _ I N2

GN

D7

L D O _ P L D N1 0

L D O _ O U T1 1

A D J9

L D O _ P G8

S W _ O U T1 2

S W _ P L D N1 4

S W _ P G1

S W _ E N5

S W _ I N3

S W _ O U T1 3

PP

AD

15 C 2 1 41 0 u F , C E R , 1 2 0 6 , 2 5 V

R 1 5 2 3 3 0

U 3 2F D C 6 3 3 1 L

V I N4

V O U T23

V O U T12

R 1 / C 16

O N / O F F5

R 21R 1 _ U 3 2

C 6

1 0 u F , C E R , 1 2 0 6 , 2 5 V

Figure 21. Input Power Section

of 165


Revision A2

8.3.1 USB DC Source

The USB specification requires that the current consumed prior to enumeration be limited to 100mA @ 5V (500mW). The 5V DC from the USB is routed through the TPS2141 switch to insure that this requirement is met as uncharged capacitors on the BeagleBoard can exhibit a large current drain during start up that could exceed this requirement. The TPS2141 is a USB 2.0 Specification-compatible IC containing a dual-current limiting power switch and an adjustable low dropout regulator (LDO). Both the switch and LDO limit inrush current by controlling the turn on slew rate. The dual-current-limiting feature of the switch allows USB peripherals to utilize high-value capacitance at the output of the switch, while keeping the inrush current low.

During turn on, the switch limits the current delivered to the capacitive load to less than 100 mA. When the output voltage from the switch reaches about 93% of the input voltage, the switch current limit increases to 800mA (minimum), at which point higher current loads can be turned on. The higher current limit provides short circuit protection while allowing the peripheral to draw maximum current from the USB bus.

When in the USB powered mode and no DC supply is connected, the TPS2141 is enabled, allowing the power to be supplied to the board from the OTG port through the integrated switch inside the TPS2141.

8.3.2 Wall Supply Source

A wall supply can be used to provide power to the board. A regulated 5V DC supply of at least 1A is required and a rating of 3A is preferred, assuming that the USB ports and expansion headers are likely to be used. It needs to have a 2.1mm plug with a center hot configuration. If you are using the USB HUB or Ethernet interface, additional current is required. In the event that a higher DC load is required due to the addition of a Daughtercard or if all the USB host ports need to supply the full 500mA per port, a higher current supply can be used. The maximum current should not exceed 3A.

8.3.3 DC Source Control

Unlike when powering from the USB OTG port, in the case of the DC voltage, the current limiting is not required. As long as the DC supply is not connected, the switch for the USB is enabled. When the DC supply is plugged in, the switch is disabled because the ground is removed from pin 5 of the TPS2141. This insures that the 5V from the USB is not connected by disabling the internal FET. In the case where there is no USB plugged in, there is no 5V available to be routed so the removal of the pullup in pin 5 has no affect.

When in the DC mode of operation, the USB OTG can be used in the Host or Client modes. The TPS65950 will be responsible for handling the supply of the VBUS_5V0 rail

of 165


Revision A2

in the OTG or Host modes. As this is limited to 100mA, a powered hub must be used to support peripherals on the OTG port.

It is possible to provide 5V via the expansion connectors as would be the case from a daughter card to prevent you from having to have two DC supplies. You should be careful in doing this. If you plan to use the USB OTG port, you will need to place an unconnected connector into the DC power jack to insure that the DC from the OTG port is not shorted to the 5V supplied via the expansion connector. There is a signal called nUSB_POWER which if Hi (5V) indicates that there is 5V supplied by the USB OTG port, it is plugged in, and the DC dummy jack is installed. This condition could be used on the daughtercard to know that it is OK to supply power onto the expansion bus to power the board. If this signal is low, then that indicates that there is no DC power connected and there is no USB OTG port connected. For this reason, is recommended however, that a large pullup be provided on the daughtercard to make the signal HI (5V) to detect the true state of the DC jack. It is always possible that at any point a USBOTG cable could be installed. This means that in order to power the board from the expansion headers, the DC dummy jack must be installed and there is a method to verify that condition.

8.3.4 AUX 3.3V Supply

The TPS2141 has an integrated 3.3V LDO which is being used to supply the 3.3V as required on the BeagleBoard for the DVI-D interface and the UART. The input to the LDO is supplied by the main DC_5V. This insures that the power to the LDO can be supplied by either the USB or the DC wall supply and that the current measurement includes the 3.3V supply. The 3.3V supply can be turned off by activating GPIO1 on the TPS65950 to a 1. By default the voltage is on. You will also see that the 3.3V supply powers the power LED, D5. If during a low power mode, the user chooses to turn of the power LED, this GPIO pin can be used to turn off the power LED. It should also be noted, that the 3.3V rail controls the serial port power, so this will be powered down as well. Figure 22 is the AUX 3.3V Supply design.

of 165


Revision A2

R 9

6 2 0 K , 1 % , 0 6 0 3

R 1 2

3 3 0

GRN

D 5L TS T-C 1 9 0 G K T

A U X_ 3 V 3

R 1 0

2 0 0 K , 1 % , 0 6 0 3

PW

RLE

D_R

U 1 8 A

S N 7 4 L V C 2 G 0 6 D C K R

1

25

6

C 2 0 4

0 . 1 u F , 1 0 V

V I O _ 1 V 8

POWER3 V 3 _ A D J

U 2

TP S 2 1 4 1 P W P

L D O _ I N4

L D O _ E N6

S W _ I N2

GN

D7

L D O _ P L D N1 0

L D O _ O U T1 1

A D J9

L D O _ P G8

S W _ O U T1 2

S W _ P L D N1 4

S W _ P G1

S W _ E N5

S W _ I N3

S W _ O U T1 3

PP

AD

15

V B A T

C 2 0 7

4 . 7 u F , 6 . 3 V , 0 6 0 3

R 8

1 0 K

R 5 41 0 K

U 7 A TP S 6 5 9 5 0

G P I O . 1 / C D 2 / J TA G . TM SN 1 2

Figure 22. AUX 3.3 Power Section

8.4 Meter Current Measurement

Jumper J2 is a header that allows for the voltage drop across the resistor to be measured using a meter, providing a way to measure the current consumption of the BeagleBoard from the main voltage rails, either USB or DC. The resistor, R13, is a .1 ohm resistor across which the voltage is measured. The reading you get is .1mV per mA of current. You will need to make sure you have a sensitive meter to make your measurements. Please keep in mind, that this current reading does not include any current consumed by the USB HUB, USB ports, or the Expansion headers.

8.5 Processor Current Measurement

The resistor across J2 can also be used to measure the current of the board by reading the voltage drop across R13 from software. There are two pairs of resistors provided on the TPS65950 that measure the voltage on either side of R13. This is done via the I2C control bus to the TPS65950 from the processor. These values along with resistance of R13 are used to calculate the current consumption of the board. Figure 24 is the schematic of the measurement circuitry. The maximum value that can be input to the ADC inputs is based on the setting of the VINTANA2.OUT voltage rail which defaults

of 165


Revision A2

to 2.5V. In order to prevent the voltage levels from exceeding this value a pair of resistors of 12K and 10K is used to scale the voltage down.

C 8 3 0 . 1 u F , 1 0 V

R 5 21 0 K , 1 %

C 8 4 0 . 1 u F , 1 0 V

R 5 3 1 0 K , 1 %A D C I N 5

A D C I N 3

R 4 81 2 K , 1 % R 4 9

1 2 K , 1 %

V B A T_ F B

V B A T

R 1 45 6 . 2 K , 1 %

R 1 52 2 . 6 K , 1 %

C 5

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

D C _ 5 V

4.2VV B A T_ M A I N

C 70 . 1 u F , 1 0 VR 1 3 . 1 , 0 8 0 5

+

J 2

H D R 2 _ . 1 x . 1

1 2

U 3

TL 1 9 6 3 A

I N2

S H D N1

O U T4

A D J5

G N D3

G N D6

U 7 A TP S 6 5 9 5 0

C TS I / B E R D A TA / A D C I N 3P 1 1R TS O / C L K 6 4 K / B E R C L K / A D C I N 5N 1 1

Figure 23. Processor Current Measurement

This results in a value that is 46% of the actual value. So, for a maximum value of 5.25V, the voltage read would be 2.415V which keeps it below the 2.5V point. The voltage drop across R13 will be small as the value of the resistor is 0.1 ohms. For every 100 mA of current a voltage of .01V will be detected. In order to determine the actual power, the input voltage and the voltage drop must be measured.

of 165


Revision A2

8.6 VBAT Power Conditioning

This circuitry regulates the DC input to a nominal 4.2VDC level. This is required in order to meet the maximum DC voltage level as specified by the TPS65950 Power Management device which is 4.7V. Using 4.2V gives us some margin and meets the nominal 4.2V rating of the TPS65950.

Figure 25 is the power conditioning section of the BeagleBoard.

V B A T_ F B

V B A T

R 1 45 6 . 2 K , 1 %

R 1 52 2 . 6 K , 1 %

C 5

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

D C _ 5 V

4.2V

V B A T_ M A I N

R 1 3 . 1 , 0 8 0 5

C 70 . 1 u F , 1 0 V

+

J 2

H D R 2 _ . 1 x . 1

1 2

U 3

TL 1 9 6 3 A

I N2

S H D N1

O U T4

A D J5

G N D3

G N D6

Figure 24. VBAT Power Conditioning

The TPS65950 provides the main power rails to the board and has a maximum limit of 4.7V on its VBAT input and a nominal of 4.2V. U3, the TL1963A, is used to convert the DC_5V, which can come from a DC wall supply or the USB, to 4.2V to meet this requirement. The TL1963A is a linear low-dropout (LDO) voltage regulator and is thermal shutdown and current limit protected. It has the ability to deliver 1A of current, although this is far and above the requirements of the board. By adjusting the values of R14 and R15, the actual voltage can be adjusted if needed.

of 165


Revision A2

8.7 TPS65950 Reset and Power Management

The TPS65950 supplies several key functions on the BeagleBoard. This section covers a portion of those functions centered on the power and reset functions. Included in this section are:

o Main Core Voltageso Peripheral Voltageso Power Sequencingo Reseto Current measurement via SW

The other functions are covered in other sections in this document and are grouped by their overall board functions. The explanation of the various regulators found on the TPS65950 is based upon how they are used in the board design and are not intended to reflect the overall capability of the TPS65950 device. Please refer to the TPS65950 documents for a full explanation of the device operation.

8.7.1 Main Core Voltages

The TPS65950 supplies the three main voltage rails for the processor and the board:

o VOCORE_1V3 (1.2V, adjustable)o VDD2 (1.3V)o VIO_1V8 (1.8V)

The VOCORE_1V3 defaults to 1.2V at power up, but can be adjusted by software to the 1.3V level. Figure 26 is the interfacing of the TPS65950 to the system as it provides the three main rails.

8.7.2 Main DC Input

The main supply to the TPS65950 for the main rails is the VBAT rail which is a nominal 4.2V. Each rail has a filter cap of 10uF connected to each of the three inputs. A .1uF cap is also provided for high frequency noise filtering.

8.7.3 Processor I2C Control

The various components in the TPS65950 are controlled from the processor via the I2C interface. I2C_0 is used to control the TPS65950 device.

of 165


Revision A2

8.7.4 VIO_1V8

The VIO_1V8 rail is generated by the TPS65950 VIO regulator. The VIO output is a stepdown converter with a choice of two output voltage settings: 1.8 V or 1.85 V. The voltage is set by configuring the VSEL bit (VIO_VSEL[0]). When the VSEL bit is set to 0, the output voltage is 1.8 V, and when it is set to 1, the output voltage is 1.85 V.

When the TPS65950 resets, the default value of this LDO is 1.80 V; the processor must write 1 to the VSEL field to change the output to 1.85 V. The default for the BeagleBoard is 1.8V. This regulator output is used to supply power to the system memories and I/O ports. It is one of the first power supplies to be switched on in the power-up sequence. VIO does not support the SmartReflex voltage control schemes. VIO can be put into sleep or off mode by configuring the SLEEP_STATE and OFF_STATE fields of the VIO_REMAP register.

of 165


Revision A2

C10

54.

7uF

,6.3

V,0

603

V D D 2

C P . C A P M

I 2 C 4 _ S D A4

V I O _ 1 V 8

C 1 0 6

2 . 2 u F , 6 . 3 V

T2 _ V D D 1 . L

I 2 C 4 _ S C L4

V B A T

R 11 0 K

C P . C A P P

C 1 1 2

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

n S L E E P4

L 4

1 u H , 2 A , L M 3 0 1 5

1 2

L 6

1 u H , 2 A , L M 3 0 1 5

1 2

T2 _ V D D 2 . L

L 5

1 u H , L M 3 0 1 01 2

C 1 1 1

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

T2 _ V I O . L

C 1 1 9

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

C 1 3 9

0 . 1 u F , 1 0 V

C 1 1 8

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

C 1 3 2

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

R67

0,06

03

C 1 3 6

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

C 1 4 0

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

C 1 1 0

0 . 1 u F , 1 0 V

C 1 1 7

0 . 1 u F , 1 0 V

R E G E N8

M E M _ 1 V 8

C 1 8 9

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

R66

0,06

03

V B A T

VDD1

VDD2

VIO

USB CP

Power control

VBAT

IO_1P8

U 7 B TP S 6 5 9 5 0

V I O . G N DT3 V I O . G N D

R 2

V I O . LT4 V I O . L

R 3

V I O . O U TN 3

V I O . I NR 4 V I O . I NP 3

V D D 2 . G N DR 1 5 V D D 2 . G N DT1 4

V D D 2 . LR 1 4 V D D 2 . LT1 3

V D D 2 . F BN 1 3

V D D 2 . I NP 1 4 V D D 2 . I NR 1 3

V D D 1 . G N DC 1 5 V D D 1 . G N DB 1 5

V D D 1 . G N DC 1 6

V D D 1 . O U TE 1 3

V D D 1 . LC 1 4

V D D 1 . LD 1 5

V D D 1 . LD 1 6

V D D 1 . I NE 1 4 V D D 1 . I ND 1 4

V D D 1 . I NE 1 5

C P . C A P PT7

C P . C A P MT6

C P . I NR 7

C P . G N DR 6

N . C . / I 2 C . S R . S D AC 4

V M O D E 2 (V D D 2 )/ I 2 C . S R . S C LD 6

N . C .B 1 4

n S L E E P 1P 7

n S L E E P 2G 9

V M O D E 1 (V D D 1 )F 8

R E G E NA 1 0

V B A T

V D D 1

V B A T

V B A T

C 1 3 8

0 . 1 u F , 1 0 V

Figure 25. Main Power Rails

of 165


Revision A2

8.7.5 Main Core Voltages Smart Reflex

VDD1 and VDD2 regulators on the TPS65950 provide SmartReflex-compliant voltage management. The SmartReflex controller in the processor interfaces with the TPS65950 counterpart through the use of a dedicated I2C bus. The processor computes the required voltage and informs the TPS65950 using the SmartReflex I2C interface.

SmartReflex control of the VDD1 and VDD2 regulators can be enabled by setting the SMARTREFLEX_ENABLE bit (DCDC_GLOBAL_CFG[3]) to 1. To perform VDD1 voltage control through the SmartReflex interface, the TPS65950 provides the VDD1_SR_CONTROL register. The MODE field of the VDD1_SR_CONTROL register can be set to 0 to put VDD1 in an ACTIVE state; setting the field to 1 moves VDD1 to a SLEEP state. VDD1 output voltage can be programmed by setting the VSEL field of the VDD1_SR_ CONTROL register. The VDD1 output voltage is given by VSEL*12.5 mV + 600 mV.

8.7.6 VOCORE_1V3

The VOCORE_1V3 rail is supplied by the VDD1 regulator of the TPS65950. The VDD1 regulator is a 1.1A stepdown power converter with configurable output voltage between 0.6 V and 1.45 V in steps of 12.5 mV. This regulator is used to power the AM3730 core.

The AM3730 can request the TPS65950 to scale the VDD1 output voltage to reduce power consumption. The default output voltage at power-up depends on the boot mode settings, which in the case of the BeagleBoard is 1.2V. The output voltage of the VDD1 regulator can be scaled by software or hardware by setting the ENABLE_VMODE bit (VDD1_VMODE_CFG[0]). In each of these modes, the output voltage ramp can be single-step or multiple-step, depending on the value of the STEP_REG field of the VDD1_STEP[4:0] register. The VOCORE_1V3 rail should be set to 1.3V after boot up.

Apart from these modes, the VDD1 output voltage can also be controlled by the AM3730 through the SmartReflex I2C interface between the AM3730 and the TPS65950. The default voltage scaling method selected at reset is a software-controlled mode. Regardless of the mode used, VDD1 can be configured to the same output voltage in sleep mode as in active mode by programming the DCDC_SLP bit of the VDD1_VMODE_CFG[2] register to 0. When the DCDC_SLP bit is 1, the sleep mode output voltage of VDD1 equals the floor voltage that corresponds to the VFLOOR field (VDD1_VFLOOR[6:0]).

8.7.7 VDD2

The VDD2 voltage rail is generated by the TPS65950 using the VDD2 regulator. The VDD2 regulator is a stepdown converter with a configurable output voltage of between

of 165


Revision A2

0.6 V and 1.45 V and is used to power the processor core. VDD2 differs from VDD1 in its current load capabilities with an output current rating of 600 mA in active mode.

The VDD2 provides different voltage regulation schemes. When VDD2 is controlled by the VMODE2 signal or with the SmartReflex interface, the range of output voltage is 0.6 V to 1.45 V. The use of the VMODE2 signal and the VDD2_VMODE_CFG, VDD2_STEP, VDD2_FLOOR, and VDD2_ROOF registers is similar to the use of the corresponding signals and registers for VDD1. VDD2 shares the same SmartReflex I2C bus to provide voltage regulation. The VDD2_SR_CONTROL register is provided for controlling the VDD2 output voltage in SmartReflex mode.

When the VDD2 is used in software-control mode, the VSEL (VDD2_ DEDICATED[4:0]) field can be programmed to provide output voltages of between 0.6 V and 1.45 V. The output voltage for a given value of the VSEL field is given by VSEL*12.5 mV + 600 mV. If the VSEL field is programmed so that the output voltage computes to more than 1.45 V, the TPS65950 sets the VDD2 output voltage to 1.5 V.

8.8 Peripheral Voltages

There are 10 additional voltages used by the system that are generated by the TPS65950. These are:

o VDD_PLL2o VDD_PLL1o VDAC_1V8o VDD_SIMo VMMC2o VDD_VMMC1o CAM_2V8o CAM_1V8o USB_1V8o EXP_VDD

Figure 27 shows the peripheral voltages supplied by the TPS65950.

8.8.1 VDD_PLL2

This programmable LDO is used to power the processor PLL circuitry. The VPLL2 LDO can be configured through the I2C interface to provide output voltage levels of 1.0 V, 1.2 V, 1.3 V, or 1.8 V, based on the value of the VSEL field (VPLLI_DEDICATED[3:0]). On the board this rail is used to power DVI output for pins DSS_DATA(0:5), DSS_DATA(10:15) and DSS_DATA(22:23). The VPLL2 must be set to 1.8V for proper operation of the DVI-D interface.

of 165


Revision A2

8.8.2 VDD_PLL1

The VPLL1 programmable LDO regulator is low-noise, linear regulator used for the processor PLL supply. The VDD_PLL1 rail is initialized to 1.8V.

BCI

Backup battery

IO Level

IO_1P8

U 7 B TP S 6 5 9 5 0

V B A TR 5

B K B A TM 1 4

I C TL A C 2P 2I C TL A C 1N 7

I C TL U S B 2P 1I C TL U S B 1P 6

B C I A U TON 1

V P R E C HN 2

P C H G U S BN 6P C H G A CN 4

V B A TSP 4

V A CN 5

V C C SP 5

V P L L 2J 1 5

V P L L 1H 1 4

V D A C . O U TL 2

V S I MK 2

V M M C 2 . O U TA 4

V M M C 1 . O U TC 2

V A U X4 . O U TB 3

V A U X3 . O U TG 1 6

V A U X2 . O U TM 3

V A U X1 . O U TM 2

V B A T. R I G H TD 1 1

V B A T. R I G H TD 1 2

V D A C . I NK 1

V M M C 2 . I NA 3

V M M C 1 . I NC 1

V A U X4 . I NB 2

V P L L A 3 RH 1 5V A U X1 2 SL 1

V B A T. L E F TD 1 0V B A T. L E F TD 9

V B A T. U S BR 9

I O . 1 P 8C 8

V I N TK 1 5

R 6 50 , 0 6 0 3

V D D _ S I M

B K B A T

T2 _ V P R E C H

B T1

B A T_ L I _ R TC

C 1 2 2

2 . 2 u F , 6 . 3 V

V D A C _ 1 V 8

C 1 0 40 . 1 u F , 1 0 V

E XP _ V D D

V I O _ 1 V 8

V D D _ P L L 2V D D _ P L L 1

V I O _ 1 P 8

C 1 0 8

1 u F , 1 0 V

(1.85V-3V)U S B _ 1 V 8

C 1 0 9

1 u F , 1 0 V

C A M _ 1 V 8

V M M C 2

C 1 1 61 u F , 1 0 V

C A M _ 2 V 8

C 1 1 51 u F , 1 0 V

C 1 0 7 0 . 1 u F , 1 0 V

C 1 2 71 u F , 1 0 V

C 1 1 41 u F , 1 0 V

C 1 1 31 u F , 1 0 V

C 1 2 41 u F , 1 0 V

C 1 2 31 u F , 1 0 V

V B A T

C 1 2 51 u F , 1 0 V

V B A T

C 1 2 01 u F , 1 0 V

C 1 2 61 u F , 1 0 V

C 1 2 11 u F , 1 0 V

V D D _ M M C 1

C 2 1 31 u F , 1 0 V

C 1 2 8

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

Figure 26. Peripheral Voltages

8.8.3 VDAC_1V8

The VDAC programmable LDO regulator is a high-PSRR, low-noise, linear regulator that powers the AM3730 dual-video DAC. It is controllable with registers via I2C and can be powered down if needed. The VDAC LDO can be configured to provide 1.2V, 1.3 V, or 1.8 V in on power mode, based on the value of the VSEL field (VDAC_DEDICATED[3:0]). The VDAC_1V8 rail should be set to 1.8V for the BeagleBoard.

of 165


Revision A2

8.8.4 VDD_SIM

This voltage regulator is a programmable, low dropout, linear voltage regulator supplying the bottom 4 bits of the 8 bit SD/MMC card slot. The VSEL field (VSIM_DEDICATED[3:0]) can be programmed to provide output voltage of 1.0 V, 1.2 V, 1.3 V, 1.8 V, 2.8 V, or 3.0 V and can deliver up to 50mA. The default output voltage of this LDO as directed by the TPS65950 boot pins is 1.8V.

8.8.5 VMMC2

The VMMC2 rail uses the VMMC2.OUT rail from the TP65950. VMMC2 is adjustable from 1.85 to 3.15V and can deliver up to 100mA of current. VMMC2 is provided as an auxiliary voltage rail on P17, the Auxiliary Access Header. The proper setting of this rail is determined by the application and the HW supplied that connects to P17.

8.8.6 VDD_VMMC1

The VMMC1 LDO regulator is a programmable linear voltage converter that powers the MMC1 slot and includes a discharge resistor and overcurrent protection (short-circuit). This LDO regulator can also be turned off automatically when the MMC card extraction is detected. The VMMC1 LDO is powered from the main VBAT rail. The VMMC1 rail defaults to 3.0V as directed by the TPS65950 boot pins and will deliver up to 220mA. It can be set to 3.0V in the event 3V cards are being used.

8.8.7 CAM_2V8

This rail powers the optional camera module and uses the VAUX4.OUT rail from the TPS65950. VAUX4 is adjustable from .7 to 2.8V and can deliver up to 200mA of power. This railed should be set to 1.8V for proper operation of the camera module. See the camera module section for more information.

8.8.8 CAM_1V8

This rail powers the optional camera module and uses the VAUX3.OUT rail form the TPS65950. VAUX4 is adjustable form 1.5 to 2.8V and can deliver up to 100mA of power. This railed should be set to 1.8V for proper operation of the camera module. See the camera module section for more information.

8.8.9 USB_1V8

of 165


Revision A2

The VAUX2 LDO regulator is a programmable linear voltage converter that powers the 1.8V I/O rail of the USB PHY and includes a discharge resistor and overcurrent protection (short-circuit). The VAUX2 LDO is powered from the main VBAT rail. The VMMC1 rail defaults to 3.0V as directed by the TPS65950 boot pins and will deliver up to 220mA. The voltage rail is labeled VDD_EHCI on the schematic.

8.8.10 EXP_VDD

The EXP_VDD rail uses the VAUX1.OUT rail from the TP65950. EXP_VDD is adjustable from 2.5 to 3.0V and can deliver up to 200mA of current. EXP_VDD is provided as an auxiliary voltage rail on P13, the LCD Expansion Header. The proper setting of this rail is determined by the application and the HW supplied that connects to P13.

8.9 Other Signals

This section describes other signals in the design that have not been categorized.

8.9.1 Boot Configuration

The boot configuration pins on the TPS65950 determine the power sequence of the device. For the AM3730 support, the boot pin configuration is fixed at:

o BOOT0 tied to VBATo BOOT1 tied to Ground.

8.9.2 RTC Backup Battery

An optional battery to backup for the Real Time Clock that is in the TPS65950 is provided for in the design. The board does not come equipped with the battery. The battery can be purchased from DigiKey or other component suppliers. When the battery is not installed, R66 must be installed. You must make sure that prior to installing the battery that R66 is removed.

Refer to section 9.11 for information on the battery selection and installation.

of 165


Revision A2

8.9.3 Power Sequencing

Based on the boot configuration pins, the TPS65950 knows the type of OMAP processor that it needs to support, in this case the processor. The voltages are ramped in a sequence that is compatible with the processor. Figure 27 is the sequence in which the power rails, clocks, and reset signal come up.

Figure 27. Power Sequencing

of 165


Revision A2

8.9.4 Reset Signals

The BeagleBoard uses three distinct reset circuits:

o Warm Reseto Cold Reseto User Reset

Figure 28 shows the connections for the Reset interfaces.

Figure 28. Reset Circuitry

8.9.4.1 Warm Reset

The warm reset is generated by the processor on power up. The nRESWARM signal is a bidirectional reset. When an internal reset occurs, nRESWARM goes low and resets all the peripherals and the TPS65950. The TPS65950 can be configured to perform a warm reset of the device to bring it into a known defined state by detecting a request for a warm reset on the NRESWARM pin. The minimum duration of the pulse on the nRESWARM pin should be two 32-kHz clock cycles. The nRESWARM output is open-drain; consequently, an external pullup resistor is required. There is no way for the user to generate a warm reset on the BeagleBoard.

8.9.4.2 Cold Reset

On power up as shown in Figure 27, the TPS65950 generates nRESPWRON, power on reset. The signal from the TPS65950 is an output only and is not an open drain signal. By running the signal through a buffer, SN74LVC2G07, the signal becomes open drain, which requires a pullup on the signal. This will allow the nRESPWRON signal to be

of 165

P92468

10121416182022242628

13579111315171921232527

R614.7K VIO_1V8

U5A

SN74LVC2G07DCKR

1

25

6

VBAT

IO_1P8

TPS65950 U7A

B13A13

A11

nRESWARMnRESPWRON

PWRON

nRESPWRON

VIO_1V8

R4210K

C12

0.1uF

VBAT

PWRONR594.7K

S2

B3F-1000

13

24

R53DNI

nRESWARMVIO_1V8

PROCESSOR

U4BAM3730

AH25AF24 SYS_nRESPWRON

SYS_nRESWARM/GPIO_30

nRESET


Revision A2

pulled low, by pressing the reset switch S2, to force a reset to the AM3730 processor and to any device on the expansion card that require a reset. It also allows for the reset signal to be pulled low or held low for an extended time by circuitry on the expansion card if needed.

8.9.4.3 User Reset

The USER RESET button can be used to request a Warm Reset from the processor. After initialization, this pin becomes an input to the processor. By pushing the Reset button, an interrupt is generated into the processor. The software that is run as a result of this can then do whatever housekeeping is required and then send the processor into a reset mode.

8.9.4.4 PWRON

You will notice another signal on the TPS65950 called PWRON. This signal is referenced in the TPS65950 documentation. In the BeagleBoard design it is not used but it is pulled high to insure the desired operation is maintained.

8.9.5 mSecure Signal

This signal provides for protection of the RTC registers in the TPS65950 be disabling that function via a control signal from the processor.

For more information on the operation on the signal, please refer to the processor Technical Reference Manual.

of 165


Revision A2

8.10 Processor

The heart of BeagleBoard is the DM3730 processor. Figure 29 is a high level block diagram of the processor.

Figure 29. AM37x Block Diagram

8.10.1 Overview

The DM3730 high-performance, multimedia application device and is integrated on TI's advanced 45-nm process technology. The processor architecture is configured with different sets of features in different tier devices. Some features are not available in the lower-tier devices. For more information, refer to the Technical Reference Manual (TRM).The architecture is designed to provide best-in-class video, image, and graphics processing sufficient to various applications.

The processor supports high-level operating systems (OSs), such as:o Windows CEo Linux

of 165


Revision A2

o QNXo Symbiano Others

This processor device includes state-of-the-art power-management techniques required for high-performance low power products. The DM3730 supports the following functions and interfaces on the BeagleBoard:

o Microprocessor unit (MPU) subsystem based on the ARM Cortex-A8™ microprocessor

o POP Memory interfaceo 4Gb MDDR (512Mbytes)

o 24 Bit RGB Display interface (DSS)o SD/MMC interfaceo USB OTG interfaceo NTSC/PAL/S-Video outputo Power managemento Serial interfaceo I2C interfaceo I2S Audio interface (McBSP2)o Expansion McBSP1o JTAG debugging interface

8.10.2 SDRAM Bus

The SDRAM bus is not accessible on the BeagleBoard. Its connectivity is limited to the POP memory access on the top of the processor and therefore is only accessible by the SDRAM memory. The base address for the DDR SDRAM in the POP device is 0x8000 0000.

If you look at the –xM schematic, you will notice on page 3 there are a lot of signals labeled NA0…65. These pins are located on the bottom of the processor. In the Rev C4 processor, these pins provided access to the SDRAM bus. However, in the case of the processor on the –xM, these there are no signals on these pins.

8.10.3 GPMC Bus

The GPMC bus is not accessible on the BeagleBoard. Its connectivity is limited to the POP memory access on the top of the processor and therefore is only accessible by the NAND memory.

The memory on the GPMC bus is NAND and therefore will support the classical NAND interface. The address of the memory space is programmable.

of 165


Revision A2

8.10.4 DSS Bus

The display subsystem provides the logic to display a video frame from the memory frame buffer in SDRAM onto a liquid-crystal display (LCD) display via the DVI-D interface or to a standalone LCD panel via the LCD interface connectors. The logic levels of the LCD expansion connectors are 1.8V so it will require buffering of the signals to drive most LCD panels. The DSS is configured to a maximum of 24 bits, but can be used in lower bit modes if needed.

8.10.5 McBSP2

The multi-channel buffered serial port (McBSP) McBSP2 provides a full-duplex direct serial interface between the processor and the audio CODEC in the TPS65950 using the I2S format. Only four signals are supported on the McBSP2 port. Figure 30 is a depiction of McBSP2.

Figure 30. McBSP2 Interface

8.10.6 McBSP1

McBSP1 provides a full-duplex direct serial interface between the processor and the expansion interface. There are 6 signals supported on McBSP1, unlike the 4 signals on the other ports. Figure 31 is a diagram of McBSP1.

of 165

Processor


Revision A2


8.10.7 McBSP3

McBSP3 provides a full-duplex direct serial interface between the processor and the expansion interface. Figure 32 is a diagram of McBSP3.


8.10.8 Pin Muxing

On the processor, the majority of pins have multiple configurations that the pin can be set to. In essence, the pin can become different signals depending on how they are set in the software. In order for the BeagleBoard to operate, the pins used must be set to the correct signal. In some cases, the default signal is the correct signal. Each pin can have a maximum of 8 options on the pin. This is called the pin mode and is indicated by a three

of 165

Processor

Processor


Revision A2

bit value (0:3). In the case of the signals going to the expansion connector, the settings required for those pins depends on how they are to be used. For an explanation of the options, please refer to the Expansion Header section. Each pin can be set to a different mode independent of the other pins on the connector.

Table 4 is a list of all of the signals used on the processor for the BeagleBoard and the required mode setting for each pin. Where the default setting is needed, it will be indicated. The USER notation under mode indicates that this is an expansion signal and can be set at the discretion of the user. A FIXED indicates that there is only one function for that signal and that it cannot be changed,

Table 4. Processor Pin Muxing Settings

Signal ModeDSS DefaultMMC1 DefaultMMC2 UserUART3 DefaultGPMC DefaultUART1 DefaultI2C1 DefaultI2C2 DefaultI2C3 DefaultI2C4 DefaultJTAG FIXEDTV_OUT DefaultSYS_nRESPWRON DefaultSYS_nRESWARM DefaultSYS_nIRQ DefaultSYS_OFF DefaultSYS_CLKOUT DefaultSYS_CLKOUT2 DefaultSYS_CLKREQ DefaultSYS_XTALIN FIXEDGPIO_149 4GPIO_150 4McBSP1 DefaultMcBSP2 UserMcBSP3 DefaultGPIO_171 4GPIO_172 4

of 165


Revision A2

8.10.9 GPIO Mapping

There are a number of GPIO pins from the processor that are used on the BeagleBoard design. Table 5 shows which of these GPIO pins are used in the design and whether they are inputs or outputs. While GPIO pins can be used as interrupts, the table only covers the GPIO pin mode. If it is an interrupt, then it is covered in the interrupt section.

Table 5. Processor GPIO Pins

OMAP PIN

INT/GPIO I/O Signal USAGE

AA9 GPIO_149 O LED_GPIO149 Controls User LED0W8 GPIO_150 O LED_GPIO149 Controls User LED1AG9 GPIO_23 I MMC1_WP SD/MMC card slot Write protectJ25 GPIO_170 O DVI_PUP Controls the DVI-D interface. A Hi = DVI-D enabled.

AE21 GPIO_7 I SYSBOOT_5 Used to put the device in the boot mode or as a user button input

Other signals, such as those that connect to the expansion connector, may also be set as a GPIO pin. For information on those, refer to the Expansion Connector section.

8.10.10 Interrupt Mapping

There are a small number of pins on the processor that act as interrupts. Some of these interrupts are connected to the TPS65950 and their status is reflected through the main TPS65950 interrupt. Table 6 lists the interrupts.

Table 6. Processor Interrupt Pins

TPS65950 Pin

Processor PIN

INT/GPIO USAGE

AF26 SYS_nIRQ Interrupt from the TPS65950 AH8 GPIO_29 SD Write protect lead. Can be polled or set to an

interrupt.P12 GPIO0 MMC1 card detect input. Goes to the processor over the

SYS_nIRQ pin.

of 165


Revision A2

8.11 POP Memory Device

The processor uses what is called POP (Package-on-Package) memory. The memory is a MCP (Multi Chip Package) that contains a dual Mobile DDR SDRAM stack. Figure 33 shows the POP Memory concept.

Figure 33. POP Memory

The Memory device mounts on top of the processor. The configuration used on the board is a 200MHz 4Gb MDDR SDRAM device from Micron.

8.12 System Clocks

There are three main clocks needed for the operation of the board, 32KHz, 26MHz and McBSP_CLKS. Figure 34 shows the components that make up the System Clocks. There are additional clocks needed elsewhere in the system, such as USB HUB, but those are discussed in separate sections.

U 4 BO M A P 3 7 3 0 _ E S 1 . 0

S Y S _ XTA L I NA E 1 7

S Y S _ 3 2 KA E 2 5

S Y S _ C L K R E Q / G P I O _ 1A F 2 5

M c B S P _ C L K ST2 1

U 7 A TP S 6 5 9 5 0

3 2 K C L K O U TN 1 0

3 2 K XI NP 1 6 3 2 K XO U TP 1 5

H F C L K I NA 1 4

H F C L K O U TR 1 2

C L K E NC 6

C L K E N 2D 7

C L K R E QG 1 0

C L K 2 5 6 F SD 1 3C L K 2 5 6 F S

H F C L K _ 2 6 M H z

O S C _ E N

R 5 1 3 3

R 4 7 3 3 H F C L K O U T

T2 _ XO U TC 1 0 2 2 2 P F

T2 _ XI NC 1 0 3 2 2 P F

Y 33 2 K H z C ry s t a l

12

C 8 5 0 . 1 u F , 1 0 V

V I O _ 1 V 8

Y 1

O S C _ 2 6 M H Z _ E A E

C O M / C A S E2

N C1

+V C C4

O U T3 2 6 M H Z R 5 6 3 3

R 5 5 4 . 7 KO S C _ E N

Figure 34. System Clocks

of 165

Processor


Revision A2

8.12.1 32KHz Clock

The 32KHz clock is needed for the TPS65950 and the processoe and is provided by the TPS65950 via the external 32KHz crystal, Y2. The TPS65950 has a separate output from the crystal to drive the processor that buffers the resulting 32-kHz signal and provides it as 32KCLKOUT, which is provided to the processor on ball AE25. The default mode of the 32KCLKOUT signal is active, but it can be disabled if desired under SW control.

The 32.768-kHz clock drives the RTC embedded in the TPS65950. The RTC is not enabled by default; the host processor must set the correct date and time to enable the RTC.

8.12.2 26MHz Clock

This section describes the 26MHz clock section of the BeagleBoard.

8.12.2.1 26MHz Source

The BeagleBoard is designed to support two suppliers of the 26MHz oscillator. The 26MHz clock is provided by an onboard oscillator, Y1. The TPS65950 receives the external HFCLKIN signal on ball A14 and uses it to synchronize or generate the clocks required to operate the TPS65950 subsystems. The TPS65950 must have this clock in order to function to the point where it can power up the BeagleBoard. This is the reason the 26MHz clock is routed through the TPS65950.

8.12.2.2 TPS65950 Setup

When the TPS65950 enters an active state, the Processor must immediately indicate the HFCLKIN frequency (26 MHz) by setting the HFCLK_FREQ bit field (bits [1:0]) in the CFG_BOOT register of the TPS65950. HFCLK_FREQ has a default of being not programmed, and in that condition, the USB subsection does not work. The three DCDC switching supplies (VIO, VDD1, and VDD2) operate from their free-running 3-MHz (RC) oscillators, and the PWR registers are accessed at a default 1.5-M byte. HFCLK_FREQ must be set by the processor during the initial power-up sequence. On the BeagleBoard, this is done by the internal boot ROM on startup.

8.12.2.3 Processor 26MHz

The 26MHz clock for the processor is provided by the TPS65950 on ball R12 through R38, a 33 ohm resistor is providing to minimize any reflections on the clock line. The clock signal enters via ball AE17 on the PROCESSOR.

of 165


Revision A2

8.12.3 McBSP_CLKS

An additional clock is also provided by the TPS65950 called McBSP_CLKS. This clock is provided to the PROCESSOR in order to insure synchronization of the I2S interface between the processor and the TPS65950.

8.13 USB OTG Port

The BeagleBoard has a USB OTG (On-the-Go) port. It can be used as an OTG port, Client port, or Host port. The main use is as a client port, as that is the mode that will supply the power needed to power the BeagleBoard. With the addition of the USB Host ports, the need to use three OTG port as a Host, is not really needed.

8.13.1 USB OTG Overview

USB OTG is a supplement to the USB 2.0 specification. The standard USB uses a master/slave architecture, a USB host acting as a master and a USB peripheral acting as a slave. Only the USB host can schedule the configuration and data transfers over the link. The USB peripherals cannot initiate data transfers, they only respond to instructions given by a host.

USB OTG works differently in that gadgets don't need to be pure peripherals because they can sometimes act as hosts. An example might be connecting a USB keyboard or printer to BeagleBoard or a USB printer that knows how to grab documents from certain peripherals and print them. The USB OTG compatible devices are able to initiate the session, control the connection and exchange Host/Peripheral roles between each other.

The USB OTG supplement does not prevent the use of a hub, but it describes role swapping only in the case of a one-to-one connection where two OTG devices are directly connected. If a standard hub is used, the supplement notes that using it will lead to losing USB OTG role-swap capabilities making one device as the Default-Host and the other as the Default-Peripheral until the hub is disconnected.

The combination of the processor and the TPS65950 allows the BeagleBoard to work as an OTG device if desired. The primary mode of operation however, is intended to be a client mode in order to pull power from the USB host which is typically a PC. As the Rev B does not have a Host USB port, this port will be used as a Host port in many applications.

of 165

NOTE: In order to use the OTG in the Host mode, the BeagleBoard must be powered from the DC supply.


Revision A2

8.13.2 USB OTG Design

Figure 34 is the design of the USB OTG port on the BeagleBoard.

P 1

m in i U S B -A B

D -2

D +3

V B1

I D4

G2

7

G3

6

G 15

G5

8

G4

9

+

J 1

J M P

12

U 7 A TP S 6 5 9 5 0

V B U SR 8

D PT1 0D NT1 1

I DR 1 1

U C L KL 1 5

S TPL 1 4

D I RL 1 3

N XTM 1 3

D A TA 0K 1 4

D A TA 1K 1 3

D A TA 2J 1 4

D A TA 3J 1 3

D A TA 7F 1 3 D A TA 6F 1 4

D A TA 4G 1 4

D A TA 5G 1 3

US B _CLIE NT /OTG P ORT

D 1

P G B 0 0 1 0 6 0 3 M R

D 2

P G B 0 0 1 0 6 0 3 M R

D 3

P G B 0 0 1 0 6 0 3 M R

D 4

P G B 0 0 1 0 6 0 3 M R

V B U S _ 5 V 0

U S B 0 H S _ D A T24

U S B 0 H S _ C L K4

U S B 0 H S _ D A T14

U S B 0 H S _ D A T54

U S B 0 H S _ D A T04

U S B 0 H S _ D A T64

U S B 0 H S _ D I R4

U S B 0 H S _ D A T44

U S B 0 H S _ S TP4

U S B 0 H S _ D A T74

U S B 0 H S _ N XT4

U S B 0 H S _ D A T34

R 5 7 0 , 0 6 0 3

V B U S _ 5 V 0

C86 4 . 7 u F , 6 . 3 V , 0 6 0 3

C 3

0 . 1 u F , 1 0 V

Figure 35. USB OTG Design

8.13.3 OTG ULPI Interface

ULPI is an interface standard for high-speed USB 2.0 systems. It defines an interface between USB link controller (processor) and the TPS65950 that drives the actual bus. ULPI stands for UTMI+ low pin interface and is designed specifically to reduce the pin count of discrete high-speed USB PHYs. Pin count reductions minimize the cost and footprint of the PHY chip on the PCB and reduce the number of pins dedicated to USB for the link controller..Unlike full- and low-speed USB systems, which utilize serial interfaces, high-speed requires a parallel interface between the controller and PHY in order to run the bus at 480Mbps. This leads to a corresponding increase in complexity and pin count. The ULPI used on the BeagleBoard keeps this down to only 12 signals because it combines just three control signals, plus clock, with an 8-bit bi-directional data bus. This bus is also used for the USB packet transmission and for accessing register data in the ULPI PHY.

8.13.3.1 Processor Interface

The controller for the ULPI interface is the Processor. It provides all of the required signals to drive the interface. Table 7 describes the signals from the processor that are used for the USB OTG interface.

of 165


Revision A2

Table 7. Processor ULPI Interface

Signal Description Type Ballhsusb0_clk Dedicated for external transceiver 60-MHz clock input from PHY I T28hsusb0_stp Dedicated for external transceiver Stop signal O T25hsusb0_dir Dedicated for external transceiver Data direction control from PHY I R28hsusb0_nxt Dedicated for external transceiver Next signal from PHY I T26hsusb0_data0 Transceiver Bidirectional data bus I/O T27hsusb0_data1 Transceiver Bidirectional data bus I/O U28hsusb0_data2 Transceiver Bidirectional data bus I/O U27hsusb0_data3 Transceiver Bidirectional data bus I/O U26hsusb0_data4 Transceiver Bidirectional data bus I/O U25hsusb0_data5 Transceiver Bidirectional data bus I/O V28hsusb0_data6 Transceiver Bidirectional data bus I/O V27hsusb0_data7 Transceiver Bidirectional data bus I/O V26

8.13.3.2 TPS65950 Interface

The TPS65950 USB interfaces to the Processor over the ULPI interface. Table 8 is a list of the signals used on the TPS65950 for the ULPI interface.

Table 8. TPS65950 ULPI Interface

Signal Description Type BallUCLK High speed USB clock I/O L15STP High speed USB stop I L14DIR High speed USB dir O L13NXT High speed USB direction O M1DATA0 High speed USB Data bit 0 I/O K14DATA1 High speed USB Data bit 0 I/O K13DATA2 High speed USB Data bit 0 I/O J14DATA3 High speed USB Data bit 0 I/O J13DATA4 High speed USB Data bit 0 I/O G14DATA5 High speed USB Data bit 0 I/O G13DATA6 High speed USB Data bit 0 I/O F14DATA7 High speed USB Data bit 0 I/O F13

8.13.4 OTG Charge Pump

When the TPS65950 acts as an A-device, the USB charge pump is used to provide 4.8 V/100 mA to the VBUS pin. When the TPS65950 acts as a B-device, the USB charge pump is in high impedance. If used in the OTG mode as an A-device, the BeagleBoard will need to be powered from the DC supply. If acting as a B-device, there will not be a voltage source on the USB OTG port to drive the BeagleBoard. Table 9 describes the charge pump pins.

of 165


Revision A2

Table 9. USB OTG Charge Pump Pins

Signal Description Type BallCP.IN The charge pump input voltage. Connected to VBAT. Power R7CP.CAPP The charge pump flying capacitor plus. O L14CP.CAPM The charge pump flying capacitor minus. O T6CP.GND The charge pump ground. GND R6

The charge pump is powered by the VBAT voltage rail. The charge pump generates a 4.8-V (nominal) power supply voltage to the VBUS pin. The input voltage range is 2.7 V to 4.5 V so the 4.2V VBAT is within this range. The charge pump operating frequency is 1 MHz. The charge pump integrates a short-circuit current limitation at 450 mA.

8.13.5 OTG USB Connector

The OTG USB interface is accessed through the miniAB USB connector. If you want to use the OTG port as a USB Host, pin 4 of the connector must be grounded. The -xM Rev A version of Beagle provides jumper pad, J6 that allows for a small piece of solder to be placed on the pads to perform this function. It should be noted that with the USB Host port on the -xM Rev A Beagle, the need to convert the OTG port to a host mode is greatly diminished.

8.13.6 OTG USB Protection

Each lead on the USB port has ESD protection. In order for the interface to meet the USB 2.0 Specification Eye Diagram, these protection devices must be low capacitance.

8.14 Onboard USB HUB

A new feature of the –xM board is the inclusion of an onboard USB 4 port hub with an integrated 10/100 Ethernet. This section describes the design of the HUB and the interface to the processor. This allows for the support of LS and FS USB devices without the need for an external USB HUB. Figure 36 is a high level block diagram of the system design of the integrated HUB.

of 165


Revision A2

Figure 36. USB HUB Block Diagram

The following section covers each of the key function in the overall design.

o Powero HS USB PHYo HUBo USB Port Powero Ethernet

8.14.1 Power

The power for the HUB is provided by two sources. Figure 37 is the design of the HUB power circuitry. The HUB_3V3 rail, the main supply rail for the HUB, is provided by U16, a TL1963A LDO. Power for the LDO is provided by the DC_5V_USB rail from the overvoltage protection circuit. The LDO is set to provide 3.3V and is set by R111 and R113. This rail can be turned on or off from the processor by using the I2C bus to communicate to the TPS65950. By default, the LDO is turned off.

The TPS65950 provides the USB_1V8 rail which is used by the USB PHY. The processor can turn on or off this rail by communicating with the TPS65950 via the I2C bus.

of 165


Revision A2

U S B _ 1 V 8U 7 A TP S 6 5 9 5 0

I 2 C . C N TL . S D AD 4

I 2 C . C N TL . S C LD 5

L E D A / V I B R A . PF 1 5

V A U X2 . O U TM 3

V B A T H U B _ 3 V 3

D C _ 5 V _ U S B

USB ACTIVE

R 1 3 6

3 3 0U

SB

LED

_R

GRN

D 1 4L TS T-C 1 9 0 G K T

R 1 2 0

2 0 0 K , 1 % , 0 6 0 3

C 2 1 14 . 7 u F , 6 . 3 V , 0 6 0 3

U 1 6 _ F B R 1 1 15 6 . 2 K , 1 %

R 1 1 33 2 . 4 K , 1 %

U 4 B

A M 3 7 x x _ E S 1 . 0

I 2 C 1 _ S C LK 2 1I 2 C 1 _ S D AJ 2 1

V I O _ 1 V 8

U 1 6

TL 1 9 6 3 A

I N2

S H D N1

O U T4

A D J5

G N D3

G N D6

C 1 7 7

4 . 7 u F , 6 . 3 V , 0 6 0 3

R15

74.

7K

R15

94.

7K

Figure 37. HUB Power Circuitry

A green LED, D14, indicates that power is applied to the HUB circuitry.

8.14.2 HS USB PHY

The configuration of the HS USB PHY is basically the same as on the Rev C4 design. A PHY is required between the processor ULPI interface and the USB HUB. Figure 39 shows the processor and PHY interface.

of 165


Revision A2

U 4 BO M A P 3 7 3 0 _ E S 1 . 0

H S U S B 2 _ D 7A A 3

H S U S B 2 _ D 4Y 2

H S U S B 2 _ D 5Y 3

H S U S B 2 _ D 6Y 4

H S U S B 2 _ C L KA E 7

H S U S B 2 _ TL L _ S TPA F 7

H S U S B 2 _ D 3V 3

H S U S B 2 _ TL L _ D I RA G 7

H S U S B 2 _ TL L _ N XTA H 7

H S U S B 2 _ D 0A G 8

H S U S B 2 _ D 1A H 8

H S U S B 2 _ D 2A B 2

G P I O _ 5 6R 8

C 1 6 8

0 . 1 u F , 1 0 V

C16

64.

7uF

,6.3

V,0

603

C 2 0 5

4 . 7 u F , 6 . 3 V , 0 6 0 3

C 1 6 9

4 . 7 u F , 6 . 3 V , 0 6 0 3

CLK

OU

T

C 1 6 4

0 . 1 u F , 1 0 V

R 9 80 , 0 6 0 3

R 9 9 1 0 K , D N I

H U B _ 3 V 3

U S B D P 0

C 2 0 6

0 . 1 u F , 1 0 V

R 1 0 2 8 . 0 6 K _ 1 % _ 0 6 0 3

R 1 0 31 0 K

L 1 2

3 0 M H Z _ 5 0 m A1 2

U 1 4

U S B 3 3 2 0 (Q F N )

S TP2 9

D I R3 1

N XT2

C L K O U T1

D A TA 03

D A TA 14

D A TA 25

D A TA 36

D A TA 47

D A TA 59

D A TA 61 0

D A TA 71 3

V B U S2 2

D M1 9

D P1 8

I D2 3

V D D 3 . 32 0

V D D 1 . 8 _ 02 8

V B A T2 1

R B I A S2 4

G N D3 3R E S E TB

2 7

R E F C L K2 6

S P K _ R1 6

S P K _ L1 5

V D D 1 . 8 _ 13 0V D D I O3 2

R E F S E L 08

R E F S E L 11 1

R E F S E L 21 4

N C1 2

C P E N1 7

XO2 5

H U B _ 3 V 3

U S B 3 3 _ I D

U S B D M 0U S B 3 3 _ V B U S

C 1 6 7

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

U S B _ 1 V 8

C 1 6 5

0 . 1 u F , 1 0 V

U S B 3 3 _ R B I A S

U S B _ 1 V 8

U S B _ 1 V 8 F

U S B 3 3 _ V D D 3 . 3

R 1 0 0 0

Figure 38. USB PHY Design

The interface to the processor is the HSUSB2 interface. The signals used on this interface are contained in Table 10.

Table 10. USB Host Port OMAP Signals

Signal Description Input/OutputHsusb2_clk External transceiver 60-MHz clock output to PHY OHsusb2_stp External transceiver Stop signal OHsusb2_dir Transceiver data direction control from PHY IHsusb2_nxt Next signal from PHY IHsusb2_data0 Bidirectional data bus signal for 12-pin ULPI operation I/OHsusb2_data1 Bidirectional data bus signal for 12-pin ULPI operation I/O

Hsusb2_data2 Bidirectional data bus signal for 12-pin ULPI operation I/OHsusb2_data3 Bidirectional data bus signal for 12-pin ULPI operation I/OHsusb2_data4 Bidirectional data bus signal for 12-pin ULPI operation I/OHsusb2_data5 Bidirectional data bus signal for 12-pin ULPI operation I/OHsusb2_data6 Bidirectional data bus signal for 12-pin ULPI operation I/OHsusb2_data7 Bidirectional data bus signal for 12-pin ULPI operation I/OGpio_147 Enable/reset line to the USB PHY. O

of 165


Revision A2

The husb2_clk signal is an output only and is used to support a HS USB PHY that supports an input clock mode. The SMSC PHY device supports this mode and is used on the Beagle.

The PHY used in the design is a USB3320 series device from SMSC. The USB3320 is a highly integrated Hi-Speed USB2.0 Transceiver (PHY) that meets all of the electrical requirements to be used as a Hi-Speed USB Host. In this design, only the host mode of operation is being supported as it is used to connect to the HUB on the board.

In order to interface to the processor, the device must be used in the 60MHz clock mode. This is done by tying the CLKOUT signal on the USB PHY to VIO_1V8. On -XM Rev A, a zero ohm series resistor was added. This is not required, but was added as a “just in case” option if the CLKOUT signal was a source of noise in the PHY. It was proven not to be the case. The clock for the PHY is derived from the 60MHz signal generated by the processor. All of the signals and their functions align with the descriptions found in the processor interface section.

The USB3322 device requires two voltages, the USB_1V8 rail to power the I/O rails and the HUB_3V3 to power the rest of the device. The 3.3V rail for the device is generated internally and requires a filter and bypass cap to be connected externally. The USB_1V8 rail is derived from the VAUX2 rail supplied by the TPS65950 PMIC.

The RBIAS block in the PHY consists of an internal bandgap reference circuit used for generating the driver current and the biasing of the analog circuits. This block requires an external 8.06KΩ, 1% tolerance, reference resistor connected from RBIAS to ground. The nominal voltage at RBIAS is 0.8V and therefore the resistor will dissipate approximately 80μW of power.

As we are not using this device to support the OTG protocol but instead as a host device, we ground the ID pin to force it into a Host mode at all times. The USB3322 transceiver fully integrates all of the USB termination resistors on both DP and DM. This includes 1.5kΩ pull-up resistors, 15kΩ pull-down resistors and the 45Ω high speed termination resistors. These resistors require no tuning or trimming.

8.14.3 USB HUB

The key component in the HUB design is a SMSC LAN9514 USB HUB plus Ethernet device. Figure 40 is the HUB design.

of 165


Revision A2

H U B _ 3 V 3

H U B _ R E S E T3

R 1 0 61 0 K

n H U B _ R E S E T

R 1 0 5

1 0 0 K

H U B _ TM S

L 1 1

2 . 0 A m p / 0 . 0 5 D C R1 2

U S R B I A S

C 1 8 4

4 . 7 u F , 6 . 3 V , 0 6 0 3

R XP

C 1 7 83 3 p F

R 1 1 81 0 K

C 1 7 93 3 p F

H U B _ TD I

L 1 0

2 . 0 A m p / 0 . 0 5 D C R1 2

R XN

C L K 2 4 _ E N

C 1 9 61 u F , 1 0 V

H U B _ TC K

TXP

U 1 8 B

S N 7 4 L V C 2 G 0 6 D C K R

3 4

H U B _ 3 V 3

R 1 0 7 1 0 K

TXN

R 1 0 8 1 0 K

H U B _ 3 V 3 A

R 1 0 9

1 2 K , 1 %

R 1 2 8 1 0 KR 1 2 9 1 0 K

U S B D M _ 2

U S B D P 2

C 1 9 7

0 . 1 u F , 1 0 V

U S B D P _ 2

H U B _ 3 V 3

H U B _ 3 V 3

U S B D P 4U S B D P _ 3

Ups tream

Dow ns tream

EEPROM

Pow er

Ethernet

Cloc ks

GPIO + Mis c .

JTA G

U 1 5

q f n 6 4 -1 1 x 2 7 -s m s cL A N 9 5 1 4

U S B D P 05 9

U S B D M 05 8

U S B D P 22

U S B D P 34

U S B D P 47

U S B D P 59

U S B D M 21

U S B D M 33

U S B D M 46

U S B D M 58

V B U S _ D E T1 1

P R TC TL 21 4

P R TC TL 31 6

P R TC TL 41 7

P R TC TL 51 8

E XR E S5 0

E E D O2 5

E E C S2 4

E E C L K2 3

XI6 1

XO6 0

n _ R E S E T1 2

V D D 3 3 I O3 3

V D D 1 8 U S B P L L6 2

V D D 3 3 A5 1

V D D 1 8 E TH P L L4 8

V D D 1 8 C O R E3 8

V S S (F L A G )6 5

V D D 3 3 A5

V D D 3 3 A1 0

E E D I2 6

V D D 3 3 I O2 7 V D D 3 3 I O1 9

V D D 3 3 A5 4

V D D 3 3 A5 7

V D D 1 8 C O R E1 5

R XP5 2

R XN5 3

TXP5 5

TXN5 6

U S B R B I A S6 3

C L K 2 4 _ E N4 4

C L K 2 4 _ O U T4 5

A U TO M D I X_ E N4 1

n F D X_ L E D / G P I O 02 0

n L N K A _ L E D / G P I O 12 1

n S P D _ L E D / G P I O 22 2

G P I O 33 5

G P I O 43 6

G P I O 53 7

G P I O 64 2

G P I O 74 3

TE S T11 3

TE S T23 4

TE S T34 0

TE S T44 7

V D D 3 3 I O3 9

V D D 3 3 I O4 6

V D D 3 3 A4 9

V D D 3 3 A6 4

n TR S T2 8

TM S2 9

TD I3 0

TD O3 1

TC K3 2

U S B D M 5U S B D M _ 4

H U B _ 3 V 3

XI

V D D 1 8 E TH P L L

XO

H U B _ V B U S

V D D 1 8 U S B P L L

A U TO M D I X_ E N

V D D 1 8 C O R E

U S B D M _ 3U S B D M 4

U S B D M 0

H U B _ 3 V 3

U S B D M 2

R 1 0 1 1 0 0 KH U B _ 3 V 3

U S B D P 5U S B D P _ 4

C1

76

0.1

uF

,10V

C1

75

0.1

uF

,10V

U S B D P 0

C 1 8 5

0 . 1 u F , 1 0 V

C1

91

0.1

uF

,10V

C 1 8 1

0 . 1 u F , 1 0 V C1

92

0.1

uF

,10V

Y 42 5 . 0 0 0 M H z

x t a l2 -2 1 6 x 6 0 -h c m 4 9

1 2

C 1 8 2

0 . 1 u F , 1 0 V

C1

74

0.1

uF

,10V

C1

93

0.1

uF

,10V

R 1 1 2 1 M

C 1 8 71 u F , 1 0 V

C1

94

0.1

uF

,10V

C 1 8 0

0 . 1 u F , 1 0 V C1

95

0.1

uF

,10V

R 6 31 2 . 4 K , 1 % , 0 6 0 3

H U B _ n TR S T

H U B _ E XR E S

C 1 8 3

0 . 1 u F , 1 0 V

C 1 8 6

0 . 1 u F , 1 0 V

C 1 9 0

4 . 7 u F , 6 . 3 V , 0 6 0 3

Figure 39. USB HUB Design

The LAN9514/LAN9514i is a high performance Hi-Speed USB 2.0 hub with a 10/100 Ethernet controller. The LAN9514/LAN9514i contains an integrated USB 2.0 hub, four integrated downstream USB 2.0 PHYs, an integrated upstream USB 2.0 PHY, a 10/100 Ethernet PHY, a 10/100 Ethernet Controller.

The main power supply for the LAN9514 is the HUB_3V3 supplied by the dedicated power regulator. Filtering is required on all input pins. A 1.8V core voltage is derived form an internal LDO and requires external filtering.

of 165


Revision A2

The LAN9514 requires an external 25MHZ crystal to generate the required internal clocks. The optional 24MHz clock output is not used on the board and is disabled.

The AUTOMIDX feature is enabled which allows for auto polarity detection. This enables the port to automatically switch the TX and RX leads if needed.

8.14.4 USB Port Connectors

There a two dual port type A USB connectors used on the –xM board each one provides connections for four signals, DP, DM, VBUS, and Ground. You will notice that there are no external ESD devices on the connector. The ESD protection is integrated into the USB HUB.

Figure 41 is the design of the power control for each USB host port. Each port can be turned on or off from the LAN9514 over the USB interface. U13, a TPS2045, is a four port FET with over current detection. The overcurrent detect output is tied to the enable pin from the LAN9514. In an over current condition the signal is immediately turned off without waiting for the processor to turn off the power. The LAN9514 detects the overcurrent condition and keeps the over current condition turned off..

V B U S 3

V B U S 4

S H IE L D

S H IE L D

VBUSADA-DA+GNDAVBUSBDB-DB+GNDB

S H IE L D

S H IE L D

P 1 6U S B -A C o n n .

A 1

A 3A 2

A 4

M H 1

M H 2

B 1B 2B 3B 4

M H 3

M H 4

V B U S 1

+C 1 6 0

1 0 0 U F

V B U S 2

+C 1 6 1

1 0 0 U F

U 1 3

TP S 2 0 5 4 B D

I N 12

E N 13

O U T11 5

O U T31 1

GN

D1

I N 26 O U T2

1 4

O C 11 6O U T41 0

GN

D5

E N 24

E N 37

E N 48

O C 21 3

O C 31 2

O C 49

ES

D_

RIN

G

V B U S 3

+C 1 6 2

1 0 0 U F

+C 1 6 3

1 0 0 U F

V B U S 4

S H IE L D

S H IE L D

VBUSADA-DA+GNDAVBUSBDB-DB+GNDB

S H IE L D

S H IE L D

P 1 4U S B -A C o n n .

A 1

A 3A 2

A 4

M H 1

M H 2

B 1B 2B 3B 4

M H 3

M H 4U S B D P _ 2U S B D M _ 2

U S B D P _ 1

C1

73

0.1

uF

,10V

D C _ 5 V _ U S B

C1

72

0.1

uF

,10V

C1

71

0.1

uF

,10V

U S B D P _ 3

U S B D M _ 4

U S B D M _ 3

U S B D M _ 1

U S B D P _ 4

C1

70

0.1

uF

,10V

V B U S 1

V B U S 2

U 1 5L A N 9 5 1 4

U S B D P 22

U S B D P 34

U S B D P 47

U S B D P 59

U S B D M 21

U S B D M 33

U S B D M 46

U S B D M 58

P R TC TL 21 4

P R TC TL 31 6

P R TC TL 41 7

P R TC TL 51 8

Figure 40. USB Port Power Design

of 165


Revision A2

Each USB Host port has its own dedicated FET and power control. A 100uf capacitor is connected to each USB power port for added surge current capabilities. A .1uf capacitor

8.14.5 Ethernet

Figure 41 is the circuitry that applies to the Ethernet interface on the board. The LAN9514 device while performing the function of the HUB also contains the Ethernet controller.

U 1 5L A N 9 5 1 4

R XP5 2

R XN5 3

TXP5 5

TXN5 6

n F D X_ L E D / G P I O 02 0

n L N K A _ L E D / G P I O 12 1

n S P D _ L E D / G P I O 22 2

H U B _ 3 V 3

R11

449

.9,1

%

H U B _ 3 V 3 A

H U B _ 3 V 3

R11

649

.9,1

%

R11

549

.9,1

%

R XP

P 1 5

E TH E R

TC T3

TD +1

TD -2

R D +7

R D -8

R C T6 G N D 1

4

Y E L C1 1

Y E L A1 2

G R N C9

G R N A1 0

G N D 25

S H D 11 3

S H D 21 4

Y E L +1 8 Y E L -1 7

G R N +1 5

G R N -1 6

R XN

C 1 9 8

0 . 0 2 2 u F , 1 0 V

R 5 0 3 3 0R 1 0 4 3 3 0

TXPTXN

R 1 1 9

0 , 1 2 1 0n S P Dn L N K A

n L N K A R

R11

049

.9,1

%

n S P D R

R11

710

,1%

TC T_ R C T

Figure 41. USB Based Ethernet Design

The 10/100 Ethernet controller provides an integrated Ethernet MAC and PHY which are fully IEEE 802.3 10BASE-T and 802.3u 100BASE-TX compliant. A connector, P15, with integrated magnetics is used to provide the physical interface off the board. The Ethernet features auto polarity correction and Auto-MIDX.

of 165


Revision A2

8.15 microSD

The board provides a single microSD interface. Its primary use is for providing the boot source for SW. Unlike the Rev C4, it cannot be used for the typical SDIO or MMC functions. Figure 42 is the microSD interface design on the BeagleBoard.

U 4 A

P R O C E S S O R

M M C 1 _ C L KN 2 8

M M C 1 _ C M DM 2 7

M M C 1 _ D A T0N 2 7

M M C 1 _ D A T1N 2 6

M M C 1 _ D A T2N 2 5

M M C 1 _ D A T3P 2 8

C 1 4 4

1 0 u F , C E R , 0 8 0 5 , 6 . 3 V

m icroSD

P 7

S C H A 2 B 0 3 0 0

D A T21

C D / D A T32

C M D3

V D D4

C L O C K5

V S S6

D A T07

D A T18

G N D9

C D1 0

G N D 31 1

G N D 41 2

TB D 11 3

TB D 21 4

TB D 31 5

R75

10K

V D D _ M M C 1

R76

10K

R77

10K

R72

10K

R73

10K

R74

10K

C 1 4 50 . 1 u F , 1 0 V

R 1 3 51 0 K

V I O _ 1 V 8

U 7 A TP S 6 5 9 5 0

C D 1P 1 2V M M C 1 . O U TC 2

R 1 6 3 3

Figure 42. microSD Interface

8.15.1 microSD Power

The microSD connector is supplied power from the TPS65950 using the VMMC1 rail. The default setting on this rail is 3.0V as set by the Boot ROM and under SW control, can be set to 1.80V for use with 1.8V cards. The maximum current this rail can provide is 220mA as determined by the TPS65950 regulator. Maximum current can be limited by the overall current available from the USB interface of the PC.

8.15.2 Processor Interface

There are no external buffers required for the microSD operation. The processor provides all of the required interfaces for the microSD interface. Table 11 provides a description of the signals on the MMC card.

Table 11. SD/MMC OMAP Signals

Signal Name Description I/O PinMMC1_CLK SD/MMC Clock output. O N28MMC1_CMD SD/MMC Command pin I/O M27MMC1_DAT(0..7) SD/MMC Data pins I/O N27,N26,N25,P28,P27,

P26,R27,R25

of 165


Revision A2

8.15.3 Card Detect

When a card is inserted into the connector, the Card Detect pin is grounded. This is detected on pin P12 of the TPS65950. An interrupt, if enabled, is sent to the processor via the interrupt pin. The SW can be written such that the system comes out of sleep or a reduced frequency mode when the card is detected.

8.15.4 Booting From SD/MMC Cards

The ROM code supports booting from the microSD cards with some limitations:

o Support for SD cards compliant with the Multimedia Card System Specification v4.2 from the MMCA Technical Committee and the Secure Digital I/O Card Specification v2.0 from the SD Association. Including high-capacity (size >2GB) cards: HC-SD and HC MMC.

o 3-V power supply, 3-V I/O voltage on port 1o Initial 1-bit MMC mode, 4-bit SD mode.o Clock frequency:

– Identification mode: 400 kHz– Data transfer mode: 20 MHz

o Only one card connected to the buso FAT12/16/32 support, with or without master boot sector (MBR).

The high-speed microSD host controllers handle the physical layer while the ROM code handles the simplified logical protocol layer (read-only protocol). A limited range of commands is implemented in the ROM code. The MMC/SD specification defines two operating voltages for standard or high-speed cards. The ROM code only supports standard operating voltage range (3-V). The ROM code reads out a booting file from the card file system and boots from it.

of 165


Revision A2

8.16 Audio Interface

The BeagleBoard supports stereo in and out through the TPS65950 which provides the audio CODEC.

Figure 43 is the Audio circuitry design on the BeagleBoard.

C O N N _ H S O L

C O N N _ H S O R

C O N N _ A U XR

D I G . M I C . 0

C 9 21 0 0 p F

H S M I C . P

C 9 51 0 0 P F

D I G . M I C . 1

H S M I C . M

C 9 61 0 0 P F

M I C . M A I N . M

C 9 71 0 0 P F

C 9 41 0 0 P F

I N TE R _ H S O R

C O N N _ A U XLA U XL

C 8 7 4 7 u F , C E RH S O L

P 6

1

2

3

P 5

1

2

3

AUDIO_OUTH S O R

C 8 8 4 7 u F , C E R

I N TE R _ H S O L

AUDIO_IN

A U XR

M I C . M A I N . P

D 9

PG

B0

010

603

MRC 9 3

1 0 0 p F

D 8

PG

B0

010

603

MR

D 1 0

PG

B0

010

603

MR

D 1 1

PG

B0

010

603

MR

C 9 9 0 . 1 u F , 1 0 V

C 9 8 0 . 1 u F , 1 0 V

R 5 8 3 3

R 6 0 3 3

C 9 0

4 7 p F

C 8 9

4 7 p F

C 1 0 0

4 7 p FC 1 0 1

4 7 p F

U 7 A TP S 6 5 9 5 0

A U XRG 1A U XLF 1

H S M I C . MF 3H S M I C . PE 3

M I C . M A I N . MF 2

H S O LB 4

H S O RB 5

M I C . M A I N . PE 2

M I C . S U B . P / D I G . M I C . 0G 2

M I C . S U B . M / D I G . M I C 1H 2

Figure 43. Audio Circuitry

8.16.1 Processor Audio Interface

There are five McBSP modules called McBSP1 through McBSP5 on the AM3730. McBSP2 provides a full-duplex, direct serial interface between CODEC inside the TPS65950. It supports the I2S format to the TPS65950. In Table 12 are the signals used on the processor to interface to the CODEC.

Table 12. Processor Audio Signals

Signal Name Description I/O Pinmcbsp2_dr Received serial data I R21mcbsp2_dx Transmitted serial data I/O M21mcbsp2_clkx Combined serial clock I/O N21mcbsp2_fsx Combined frame synchronization I/O P21Mcbsp_clks External clock input. Used to synchronize with

the TPS65950I T21

of 165


Revision A2

8.16.2 TPS65950 Audio Interface

The TPS65950 acts as a master or a slave for the I2S interface. If the TPS65950 is the master, it must provide the frame synchronization (I2S_SYNC) and bit clock (I2S_CLK) to the processor. If it is the slave, the TPS65950 receives frame synchronization and bit clock. The TPS65950 supports the I2S left-justified and right-justified data formats, but doesn’t support the TDM slave mode.

In Table 13 are all the signals used to interface to the processor.

Table 13. Processor Audio Signals

Signal Name Description I/O PinI2S.CLK Clock signal (audio port) I/O L3I2S.SYNC Synchronization signal (audio port) IO K6I2S.DIN Data receive (audio port) I K4I2S. DOUT Data transmit (audio port) O K3CLK256FS Synchronization frame sync to the AM3730 O D13

A new feature on the –xM is the ability to access the audio signals for use on an external add on board. If this feature is to be used, you must disable via SW this interface on the TPS65950.

8.16.3 Audio Output Jack

A single 3.5mm jack is provided on BeagleBoard to support external stereo audio output devices such as headphones and powered speakers. This interface is not amplified and may require the use of amplified speakers in certain instances.

8.16.4 Audio Input Jack

A single 3.5mm jack is supplied to support external audio inputs including stereo or mono. If a microphone is o be used, it may require additional amplification of the signal for proper use.

of 165


Revision A2

8.17 DVI-D Interface

The LCD interface on the processor is accessible from the DVI-D interface connector on the board. Figure 44 is the DVI-D interface design.

R 9 5 R E S _ 0 _ 0 4 0 2 , D N I

R 9 24 . 7 K

R 9 6 R E S _ 0 _ 0 4 0 2 , D N I

R P 1 F 1 06 1 1

R 9 7 R E S _ 0 _ 0 4 0 2 , D N I

A U X_ 3 V 3

TV D D

R P 2 C 1 03 1 4

R P 2 E 1 05 1 2R P 2 D 1 04 1 3

R 9 4 1 0 K

R P 2 F 1 06 1 1

D V I _ D A TA 1 9

R 4 31 0 K

D V I _ U P3

A U X_ 3 V 3

Insures that theDV I-D ispowered downat powerup.

R 9 3

1 0 K

U 5 BS N 7 4 L V C 2 G 0 7 D B V R

3 4

R P 4 E 1 05 1 2

R P 4 F 1 06 1 1

R P 4 H 1 08 9

R P 4 G 1 07 1 0

A U X_ 3 V 3

M S E N

C 1 5 3 0 . 1 u F , 1 0 V

t

R T1P TC _ R XE F 0 1 0

C 1 5 4 0 . 1 u F , 1 0 V

A U X_ 3 V 3

D V I _ D A TA 2 0

D C _ 5 V

V I O _ 1 V 8

R 8 9

4 . 7 K

R P 7 H 1 08 9

R P 7 C 1 03 1 4

R P 7 F 1 06 1 1

R P 7 D 1 04 1 3

R P 7 G 1 07 1 0

R P 7 E 1 05 1 2 D V I _ D A TA 2 1

R P 1 A 1 01 1 6

R 9 1

1 K

D D C _ I 2 C 3 _ S C L

D V I _ D A TA 0

R P 2 H 1 08 9

I 2 C 3 _ S C L4

C 1 5 6 0 . 1 u F , 1 0 V

V I O _ 1 V 8

D V I _ D A TA 2 2

R P 4 A 1 01 1 6

R P 3 A 1 01 1 6

R P 3 C 1 03 1 4R P 3 B 1 02 1 5

R P 3 E 1 05 1 2R P 3 D 1 04 1 3

R P 3 G 1 07 1 0R P 3 F 1 06 1 1

R P 3 H 1 08 9

D V I _ D A TA 1

R 8 8

1 K

I 2 C 3 _ S D A4

D V I _ D A TA 2

U 1 1

TF P 4 1 0

P D 06 3

P D 16 2

P D 26 1

P D 36 0

P D 45 9

P D 55 8

P D 65 5

P D 75 4

P D 85 3

P D 95 2

P D 1 05 1

P D 1 15 0

P D 1 24 7

P D 1 34 6

P D 1 44 5

P D 1 54 4

P D 1 64 3

P D 1 74 2

P D 1 84 1

P D 1 94 0

P D 2 03 9

P D 2 13 8

P D 2 23 7

P D 2 33 6

TXD 0 +2 5TXD 0 -2 4

TXD 1 +2 8TXD 1 -2 7

TXD 2 +3 1TXD 2 -3 0

TF A D J1 9

TXC +2 2

TXC -2 1

D K 27

D K 18

I D C K +5 7

I D C K -5 6

D E2

V S Y N C5

H S Y N C4

B S E L / S C L1 5

D S E L / S D A1 4

H TP L G9

N C4 9R S V D 23 4D K E N3 5

V R E F3

TG

ND

32

TG

ND

26

TG

ND

20

DV

DD

33

DV

DD

12

DG

ND

16

PG

ND

17

PV

DD

18

TV

DD

23

TV

DD

29

DG

ND

48

M S E N1 1

D K 36

I S E L / R E S E T1 3 P D1 0

DV

DD

1

DG

ND

64

TP

65

D D C _ I 2 C 3 _ S D AI 2 C 3 _ S C L

R 8 48 . 4 5 K _ 1 % _ 0 6 0 3

D V I _ D A TA 3

I 2 C 3 _ S D A

R P 1 B 1 02 1 5R 8 5 8 . 0 6 K _ 1 % _ 0 6 0 3

D V I _ D A TA 4

D V I _ D A TA 2 3

D V I _ D A TA 5

R P 4 B 1 02 1 5R P 4 C 1 03 1 4R P 4 D 1 04 1 3

R P 2 G 1 07 1 0

R P 5 B 1 02 1 5R P 5 A 1 01 1 6

R P 5 D 1 04 1 3R P 5 C 1 03 1 4

R P 5 F 1 06 1 1R P 5 E 1 05 1 2

D V I _ D E N

D V I _ D A TA 1 0

D V I _ +5 v

V I O _ 1 V 8

D V I _ D A TA 1 6

B S E L

TXD 0 -

I S E L

TXD 2 +

D V I _ C L K +

R 8 6 1 0 K

U 1 2

TXS 0 1 0 2 D C U

A 15

B 18V C C A

3V C C B

7

O E6

G N D2A 2

4B 2

1

TXC +

D V I _ D S E L

D V I _ D A TA 1 5

TF A D J

D V I _ D A TA 1 1

D V I _ V S Y N C

TXD 1 +

TV D D

D V I _ D A TA 1 4

TXD 0 +

R P 1 C 1 03 1 4

D V I _ D A TA 1 2

D V I _ D A TA 1 7

TXD 2 -

D V I _ P V D D

4 1 0 _ N C

D V I _ D A TA 7D V I _ D A TA 8

TXC -

D K E N

D V I _ D V D D

D V I _ H S Y N C

C 1 5 8 0 . 1 u F , 1 0 V

TXD 1 -

D V I _ D A TA 6

D V I _ P U P

D V I _ D A TA 9

DV

I_V

RE

F

H TP L G

D V I _ D A TA 1 3

C 1 5 9 0 . 1 u F , 1 0 V

P 1 2

C O N N _ H D M I

D A T2 +1 D A T2 -3

D A T2 _ S2

D A T1 +4

D A T1 _ S5

D A T1 -6

D A T0 +7

D A T0 _ S8

D A T0 -9

C L K +1 0

C L K -1 2

C L K _ S1 1

C E C1 3

N C1 4

S C L1 5

S D A1 6

D D C / C E C G N D1 7 +5 V1 8

H P L G1 9

M TG 1M TG 1

M TG 2M TG 2

M TG 3M TG 3

M TG 4M TG 4

R P 1 D 1 04 1 3

R 9 0 1 0 K

L 7 F E R R I TE , M M Z 1 6 0 8 R 3 0 1 A1 2

DDC I2C Interface

A djus ted f or .9V

I n t e rn a l 1 0 K P u llu p s .

L 8 F E R R I TE , M M Z 1 6 0 8 R 3 0 1 A1 2

R 8 75 1 0

L 9 F E R R I TE , M M Z 1 6 0 8 R 3 0 1 A1 2

C 1 5 2 0 . 1 u F , 1 0 V

R P 1 E 1 05 1 2

D K 3

C 1 5 7 0 . 1 u F , 1 0 V

D K 1D K 2

1 0 0 M a

D V I _ D A TA 1 8

C 1 5 5 0 . 1 u F , 1 0 V

U 4 AP ro c e s s o r

D S S _ D 0A G 2 2

D S S _ D 1A H 2 2

D S S _ D 2A G 2 3

D S S _ D 3A H 2 3

D S S _ D 4A G 2 4

D S S _ D 5A H 2 4

D S S _ D 6E 2 6

D S S _ D 7F 2 8

D S S _ D 8F 2 7

D S S _ D 9G 2 6

D S S _ D 1 0A D 2 8

D S S _ D 1 1A D 2 7

D S S _ D 1 2A B 2 8

D S S _ D 1 3A B 2 7

D S S _ D 1 4A A 2 8

D S S _ D 1 5A A 2 7

D S S _ D 1 6G 2 5

D S S _ D 1 7H 2 7

D S S _ P C L KD 2 8

D S S _ H S Y N CD 2 6

D S S _ V S Y N CD 2 7

D S S _ A C B I A SE 2 7

D S S _ D 1 8H 2 6

D S S _ D 1 9H 2 5

D S S _ D 2 0E 2 8

D S S _ D 2 1J 2 6

D S S _ D 2 2A C 2 7

D S S _ D 2 3A C 2 8

D S S _ D 1 8A H 2 6

D S S _ D 1 9A G 2 6

D S S _ D 2 0A F 1 8

D S S _ D 2 1A F 1 9

D S S _ D 2 2A E 2 1

D S S _ D 2 3A F 2 1

Figure 44. DVI-D Interface

One of the main changes in the DSS area on the –xM is the change of the DSS pin usage. The processor requires that different pins be used if 720p resolutions are required. These pins are different than those that are currently used on the Rev C4. The basic change requires that the DSS_D0-D5 need to be moved to the pins that normally carry the DSS_D18-D23 leads. In this case, the signals for DSS_D18-D23 need to be moved to other pins. Reflected in Figure 44 are four resistor packs inside either Red or Blue boxes. These are the loading options to enable the new mode used by the –xM or the legacy mode used by the Rev C4. The resistor packs in the RED boxes are installed and the BLUE boxes are not installed on the –xM to support the 720p resolution.

For legacy operation, you would need to install the BLUE boxes and leave out the RED boxes. The SW will take care of this automatically, but you may want to do this if your design were to need to work in the legacy mode.

of 165


Revision A2

8.17.1 Processor LCD Interface

The main driver for the DVI-D interface originates at the processor via the DSS pins. The AM3730 provides 24 bits of data to the DVI-D framer chip, TFP410. There are three other signals used to control the DVI-D that originate at the processor. These are I2C3_SCL, I2C3_SDA, and GPIO_170. All of the signals used are described in Table 14.

Table 14. Processor LCD Signals

Signal Description Type Ball (Legacy)

Ball(720p)

dss_pclk LCD Pixel Clock O D28 D28dss_hsync LCD Horizontal Synchronization O D26 D26dss_vsync LCD Vertical Synchronization O D27 D27dss_acbias Pixel data enable (TFT) output O E27 E27dss_data0 LCD Pixel Data bit 0 BLUE0 O AG22 H26dss_data1 LCD Pixel Data bit 1 BLUE1 O AH22 H25dss_data2 LCD Pixel Data bit 2 BLUE2 O AG23 E28dss_data3 LCD Pixel Data bit 3 BLUE3 O AH23 J26dss_data4 LCD Pixel Data bit 4 BLUE4 O AG24 AC27dss_data5 LCD Pixel Data bit 5 BLUE5 O AH24 AC28dss_data6 LCD Pixel Data bit 6 BLUE6 O E26 E26dss_data7 LCD Pixel Data bit 7 BLUE7 O F28 F28dss_data8 LCD Pixel Data bit 8 GREEN0 O F27 F27dss_data9 LCD Pixel Data bit 9 GREEN1 O G26 G26dss_data10 LCD Pixel Data bit 10 GREEN2 O AD28 AD28dss_data11 LCD Pixel Data bit 11 GREEN3 O AD27 AD27dss_data12 LCD Pixel Data bit 12 GREEN4 O AB28 AB28dss_data13 LCD Pixel Data bit 13 GREEN5 O AB2 AB2dss_data14 LCD Pixel Data bit 14 GREEN6 O AA28 AA28dss_data15 LCD Pixel Data bit 15 GREEN7 O AA27 AA27dss_data16 LCD Pixel Data bit 16 RED0 O G25 G25dss_data17 LCD Pixel Data bit 17 RED1 O H27 H27dss_data18 LCD Pixel Data bit 18 RED2 O H26 AH26dss_data19 LCD Pixel Data bit 19 RED3 O H25 AG26dss_data20 LCD Pixel Data bit 20 RED4 O E28 AF18dss_data21 LCD Pixel Data bit 21 RED5 O J26 AF19dss_data22 LCD Pixel Data bit 22 RED6 O AC27 AE21dss_data23 LCD Pixel Data bit 23 RED7 O AC28 AF21GPIO_170 Powers down the TFP410 when

Lo. TFP410 is active when Hi.O J25

I2C3_SCL I2C3 clock line. Used to communicate with the monitor to determine setting information.

I/O AF14 AF14

I2C3_SDA I2C3 data line. Used to communicate with the monitor to determine setting information.

I/O AG14 AG14

of 165


Revision A2

10ohm series resistors are provide in the signal path to minimize reflections in the high frequency signals from the processor to the TFP410. These resistors are in the form of resistor packs on the BeagleBoard. The maximum clock frequency of these signals is 65MHz.

It should be noted that on the Rev A2 version, the ability to shut off the DVI-D display is not supported. This will be fixed on the next letter revision of the board.

8.17.2 LCD Power

In order for the DSS outputs to operate correctly out of the processor, two voltage rails must be active, VIO_1V8 and VDD_PLL2. Both of these rails are controlled by the TPS65950 and must be set to 1.8V. By default, VDD_PLL2 is not turned and must be activated by SW. Otherwise some of the bits will not have power supplied to them.

8.17.3 TFP410 Power

Power to the TFP410 is supplied from the 3.3V regulator in U1, the TPS2141. In order to insure a noise free signal, there are three inductors, L4, L5, and L6 that are used to filter the 3.3V rail into the TFP410.

8.17.4 TFP410 Framer

The TFP410 provides a universal interface to allow a glue-less connection to provide the DVI-D digital interface to drive external LCD panels. The adjustable 1.1-V to 1.8-V digital interface provides a low-EMI, high-speed bus that connects seamlessly with the 1.8V and 24-bit interface output by the processor. The DVI interface on the BeagleBoard supports flat panel display resolutions up to XGA at 65 MHz in 24-bit true color pixel format.

Table 15 is a description of all of the interface and control pins on the TFP410 and how they are used on BeagleBoard.

Table 15. TFP410 Interface Signals

Signal Name Description Type BallDATA[23:12] The upper 12 bits of the 24-bit pixel bus. I 36–47DATA[11:0] The bottom 12 bits of the 24-bit pixel bus. I 50–55.56-

53IDCK+ Single ended clock input. I 57IDCK- Tied to ground to support the single ended mode. I 56

DEData enable. During active video (DE = high), the transmitter encodes pixel data, DATA[23:0]. During the blanking interval (DE = low), the transmitter encodes HSYNC and VSYNC.

I 2

HSYNC Horizontal sync input I 4VSYNC Vertical sync input I 5DK3 These three inputs are the de-skew inputs DK[3:1], used to

adjust the setup and hold times of the pixel data inputs I 6

DK2 I 7

of 165


Revision A2

DATA[23:0], relative to the clock input IDCK±.DK1 I 8

MSENA low level indicates a powered on receiver is detected at the differential outputs. A high level indicates a powered on receiver is not detected.

O 11

ISELThis pin disables the I2C mode on chip. Configuration is specified by the configuration pins (BSEL, DSEL, EDGE, VREF) and state pins (PD, DKEN).

I 13

BSEL Selects the 24bit and single-edge clock mode. I 13DSEL Lo to select the single ended clock mode. I 14EDGE A high level selects the primary latch to occur on the rising edge

of the input clock IDCKI 9

DKEN A HI level enables the de-skew controlled by DK[1:3] I 35VREF Sets the level of the input signals from the AM3730. I 3PD A HI selects normal operation and a LO selects the powerdown

mode.I 10

TGADJThis pin controls the amplitude of the DVI output voltage swing, determined by the value of the pullup resistor RTFADJ connected to 3.3V.

I 19

8.17.5 TFP410 Control Pins

There are twelve control pins that set up the TFP410 to operate with the processor. Most of these pins are set by HW and do not require any intervention by the processor to set them.

8.17.5.1 ISEL

The ISEL pin is pulled LO via R99 to place the TFP410 in the control pin mode with the I2C feature disabled. This allows the other modes for the TFP410 to be set by the other control pins.

8.17.5.2 BSEL

The BSEL pin is pulled HI to select the 24 bit mode for the Pixel Data interface from the processor.

8.17.5.3 DSEL

The DSEL pin is pulled low to select the single ended clock mode from the AM3730.

8.17.5.4 EDGE

The EDGE signal is pulled HI through R82 to select the rising edge on the IDCK+ lead which is the pixel clock from the AM3730.

8.17.5.5 DKEN

of 165


Revision A2

The DKEN signal is pulled HI to enable the de-skew pins. The de-skew pins, DK1-DK3, are pulled low by the internal pulldown resistors in the TFP410. This is the default mode of operation. If desired, the resistors can be installed to pull the signals high. However, it is not expected that any of the resistors will need to be installed. The DK1-DK3 pins adjust the timing of the clock as it relates to the data signals.

8.17.5.6 MSEN

The MSEN signal, when low, indicates that there is a powered monitor plugged into the DVI-D connector. This signal is not connected to the AM3730 and is provided as a test point only.

8.17.5.7 VREF

The VREF signal sets the voltage level of the DATA, VSYNC, HSYNC, DE, and IDCK+ leads from the processor. As the AM3730 is 1.8V, the level is set to .9V by R64 and R65.

8.17.5.8 PD

The PD signal originates from the processor on the GPIO_170 pin. Because the PD signal on the TFP410 is 3.3V referenced, this signal must be converted to 3.3V. This is done by U4, SN74LVC2G07, a non-inverting open drain buffer. If the GPIO_170 pin is HI, then the open drain signal is inactive, causing the signal to be pulled HI by R98. When GPIO_170 is taken low, the output of U4 will also go LO, placing the TFP410 in the power down mode. Even though U4 is running at 1.8V to match the processor, the output will support being pulled up to 3.3V. On power up, the TFP410 is disabled by R109, a 10K resistor. When the processor powers on, pin J25 comes in the safe mode, meaning it is not being driven. R109 insures that the signal is pulled LO, putting the TFP410 in the power down mode.

8.17.5.9 TFADJ

The TFADJ signal controls the amplitude of the DVI output voltage swing, determined by the value of R95.

8.17.5.10 RSVD2

This unused pin is terminated to ground as directed by the TFP410 data manual.

8.17.5.11 NC

This unused pin is pulled HI as directed by the TFP410 data manual.

of 165


Revision A2

8.17.6 DVI-D Connector

In order to minimize board size, a HDMI connector was selected for the DVI-D connection. The BeagleBoard does not support HDMI but only the DVI-D component of HDMI. The Cable is not supplied with the BeagleBoard but is available from numerous cable suppliers and is required to connect a display to the BeagleBoard.

8.17.6.1 Shield Wire

Each signal has a shield wire that is used in the cable to provide signal protection for each differential pair. This signal is tied directly to ground.

8.17.6.2 DAT0+/DAT0-

The differential signal pair DAT0+/DAT0- transmits the 8-bit blue pixel data during active video and HSYNC and VSYNC during the blanking interval.

8.17.6.3 DAT1+/DAT1-

The differential signal pair DAT1+/DAT1- transmits the 8-bit green pixel data during active video.

8.17.6.4 DAT2+/DAT2-

The differential signal pair DAT2+/DAT2- transmits the 8-bit red pixel data during active.

8.17.6.5 TXC+/TXC-

The differential signal pair TXC+/TXC- transmits the differential clock from the TFP410.

8.17.6.6 DDC Channel

The Display Data Channel or DDC (sometimes referred to as EDID Enhanced Display ID) is a digital connection between a computer display and the processor that allows the display specifications to be read by the processor. The standard was created by the Video Electronics Standards Association (VESA). The current version of DDC, called DDC2B, is based on the I²C bus. The monitor contains a read-only memory (ROM) chip programmed by the manufacturer with information about the graphics modes that the monitor can display. This interface in the LCD panel is powered by the +5V pin on the connector through RT1, a resetable fuse. As the processor is 1.8V I/O, the I2C bus is level translated by U11, a TXS0102. It provides for a split rail to allow the signals to interface on both sides of the circuit. Inside of TXS0102 is a pullup on each signal, removing the need for an external resistor.

of 165


Revision A2

8.17.6.7 HDMI Support

The digital portion of the DVI-D interface is compatible with HDMI and is electrically the same. A standard HDMI cable may be used to connect to the HDMI input of monitors or televisions. Whether or not the Beagle will support those monitors is dependent on the timings that are used on the BeagleBoard and those that are accepted by the monitor. This may require a change in the software running on the Beagle. The audio and encryption features of HDMI are not supported by the BeagleBoard.

8.17.6.8 DVI to VGA

The analog portion of DVI, which provides RGB analog signals, is not supported by the BeagleBoard. Buying a DVI to VGA adapter connector will not work on a VGA display. You will need an active DVI-D to VGA adapter. Another option for these signals is to buy a board that connects to the J4 and J5 expansion connectors and generates the RGB signals for the VGA display.

8.18 LCD Expansion Headers

Access is provided on the -XM Rev A to allow access to the LCD signals. Table 16 shows the signals that are on the P11 connector. You will notice that the signals are not in a logical order or grouping. This is due to the routing on the PCB where we allowed the routing to take precedence to get it to route with no addition of layers to the design.

Table 16. P11 LCD Signals

Pin# Signal I/O Description1 DC_5V PWR DC rail from the Main DC supply2 DC_5V PWR DC rail from the Main DC supply3 DVI_DATA1 O LCD Pixel Data bit 4 DVI_DATA0 O LCD Pixel Data bit 5 DVI_DATA3 O LCD Pixel Data bit 6 DVI_DATA2 O LCD Pixel Data bit 7 DVI_DATA5 O LCD Pixel Data bit 8 DVI_DATA4 O LCD Pixel Data bit 9 DVI_DATA12 O LCD Pixel Data bit 10 DVI_DATA10 O LCD Pixel Data bit 11 DVI_DATA23 O LCD Pixel Data bit 12 DVI_DATA14 O LCD Pixel Data bit 13 DVI_DATA19 O LCD Pixel Data bit 14 DVI_DATA22 O LCD Pixel Data bit 15 I2C3_SDA I/O I2C3 Data Line16 DVI_DATA11 O LCD Pixel Data bit

of 165


Revision A2

17 DVI_VSYNC O LCD Vertical Sync Signal

18 DVI_PUP OControl signal for the DVI controller. When Hi, DVI is enabled. Can be used to activate circuitry on adapter board if desired.

19 GND PWR Ground bus20 GND PWR Ground bus

The current available on the DC_5V rail is limited to the available current that remains from the DC supply that is connected to the DC power jack on the board. Keep in mind that some of that power is needed by the USB Host power rail and if more power is needed for the expansion board, the main DC power supply current capability may need to be increased. All signals are 1.8V except the DVI_PUP which is a 3.3V signal.

Table 17 shows the signals that are on connector P13.


Pin# Signal I/O Description1 3.3V PWR 3.3V reference rail2 VIO_1V8 PWR 1.8V buffer reference rail.3 DVI_DATA20 O LCD Pixel Data bit4 DVI_DATA21 O LCD Pixel Data bit5 DVI_DATA17 O LCD Pixel Data bit6 DVI_DATA18 O LCD Pixel Data bit7 DVI_DATA15 O LCD Pixel Data bit8 DVI_DATA16 O LCD Pixel Data bit9 DVI_DATA7 O LCD Pixel Data bit10 DVI_DATA13 O LCD Pixel Data bit11 DVI_DATA8 O LCD Pixel Data bit12 NC No connect13 DVI_DATA9 LCD Pixel Data bit14 I2C3_SCL I/O I2C3 Clock Line15 DVI_DATA6 O LCD Pixel Data bit16 DVI_CLK+ O DVI Clock17 DVI_DEN O Data Enable18 DVI_HSYNC O Horizontal Sync19 GND PWR Ground bus20 GND PWR Ground bus

The 1.8V rail is for level translation only and should not be used to power circuitry on the board. The 3.3V rail also has limited capacity on the power as well. If the TFP410 is disabled on the Beagle, then 80mA is freed up for use on an adapter card connected to the LCD signals connectors. It is not required that the TFP410 be disabled when running an adapter card, but the power should be taken into consideration when making this decision.

It is suggested that the 5V rail be used to generate the required voltages for an adapter card.

of 165


Revision A2

8.19 S-Video

A single S-Video port is provided on the BeagleBoard. Figure 45 is the design of the S-Video interface.

R 3 4 0 , D N I

P 4

C O N N _ S V id e o

P 11

P 22

P 33

P 44

5M H 1

6M H 2

7M H 3

C 90 . 1 u F , 1 0 V

L 2

3 . 3 u H1 2

L 3

3 . 3 u H1 2

R 3 3 1 . 6 5 K , 1 %R 3 2 1 . 6 5 K , 1 %

C 1 14 7 p F

C 1 04 7 p F

U 4 BP ro c e s s o r

TV _ O U T2W 2 8

TV _ O U T1Y 2 8

TV _ V F B 1Y 2 7

TV _ V R E FW 2 6 TV _ V F B 2W 2 7

Figure 45. S-Video Interface

Table 18 is the list of the signals on the S-Video interface and their definitions.

Table 18. S-Video Interface Signals

Signal I/O Descriptiontv_out1 O TV analog output composite

tv_out2 O TV analog output S-VIDEO

tv_vref I Reference output voltage from internal bandgap

tv_vfb1 O Amplifier feedback node

tv_vfb2 O Amplifier feedback node

Power to the internal DAC is supplied by the TPS65950 via the VDAC_1V8 rail. Figure 37 reflects the filtering that is used on these rails, including the input VBAT rail. A 47pf CAP and 3.3uh inductor are across the feedback resistors to improve the quality of the S-Video signal.

of 165


Revision A2

8.20 Camera Port

A new addition to the –xM is the camera port. This camera port is the native camera interface of the processor. The connector configuration is designed to be compatible with the camera modules from Leopard Imaging. USB cameras may also be used if desired, but this interface has many HW assisted features and can support camera modules from VGA to 5MP resolutions. Figure 46 is the Camera interface design.

I 2 C 2 _ S C LR 1 5 51 0 K

D C _ 5 V

V I O _ 1 V 8

C A M _ D 4

C A M _ D 2

C A M _ D 0

C A M _ D 1 0

C A M _ D 8

C A M _ D 6

C A M _ D 1 1

C A M _ D 9

C A M _ D 7

C A M _ D 5

C A M _ D 3

C A M _ D I G I TA L

R 8 3 0 , 0 6 0 3

C A M _ D 1

C M O S _ O E

I 2 C 2 _ S D A

C A M _ A N A R 1 5 4 D N I , 0

R 1 5 1 0

C A M _ I O

P 1 0

F 6 1 8 -M G -D 0 5 1 -XX-C F 3 5 8

13579

1 11 31 51 71 92 12 32 52 72 93 13 3

24681 01 21 41 61 82 02 22 42 62 83 03 23 4

C 1 2 81 u F , 1 0 V

C 2 1 31 u F , 1 0 V

U 1 6 _ F B

H U B _ 3 V 3D C _ 5 V _ U S B

R 1 1 15 6 . 2 K , 1 %

R 1 1 33 2 . 4 K , 1 %

C 1 7 7

4 . 7 u F , 6 . 3 V , 0 6 0 3

U 1 6

TL 1 9 6 3 A

I N2

S H D N1

O U T4

A D J5

G N D3

G N D6

C A M _ W E NC A M _ C L K A

U 7 B TP S 6 5 9 5 0

V A U X4 . O U TB 3

V A U X3 . O U TG 1 6

L E D AF 1 5

I 2 C . C N TL . S D AD 4

I 2 C . C N TL . S C LD 5

U 4 BO M A P 3 7 3 0 _ E S 1 . 0

C A M _ XC L K AC 2 5

C A M _ P C L KC 2 7

C A M _ V SA 2 3C A M _ H SA 2 4

C A M _ F L DC 2 3

C A M _ D 1A H 1 7C A M _ D 2B 2 4C A M _ D 3C 2 4C A M _ D 4D 2 4C A M _ D 5A 2 5C A M _ D 6K 2 8C A M _ D 7L 2 8

C A M _ D 9L 2 7

C A M _ D 8K 2 7

I 2 C 1 _ S C LK 2 1I 2 C 1 _ S D AJ 2 1

C A M _ D 1 0B 2 5C A M _ D 1 1C 2 6

C A M _ D 0A G 1 7

C A M _ W E NB 2 3

I 2 C 2 _ S D AA E 1 5

I 2 C 2 _ S C LA F 1 5

V I O _ 1 V 8

R20

4.7K

R19

4.7K

C A M _ F L D

Figure 46. Camera Port Interface

The design of the camera interface is described in more detail in the remainder of this section.

of 165


Revision A2

8.20.1 Camera Power

There are three main power sources required by the camera module. Each of these are described in the following sections.

8.20.1.1 CAM_ANA Power

The DC input can be either 5V or 3.3V. It is selected by installing either R151 or R154. The default is set at 3.3V and is controlled by turning on and off the USB HUB power rail at U16. The power is controlled by setting the LEDA signal on the TPS65950. Access to this register is via the I2C2 interface on the processor.

The 5V is on whenever a power source is applied o the board.

8.20.1.2 CAM_DIGITAL Power

The digital power is a 1.8V rail that is supplied by the TPS65950. The power is controlled via the I2C1 interface from the processor by setting the VAUX4 regulator to 1.8V. This is used for the internal logic in the camera module.

8.20.1.3 CAM_IO Power

The I/O power is a 1.8V rail that is supplied by the TPS65950. The power is controlled via the I2C1 interface from the processor by setting the VAUX3 regulator to 1.8V. This will set the level of all of the interface signals to the processor.

8.20.2 Camera I2C Port

The processor uses the I2C2 port to communicate to the camera module to set the registers in the device. There are no pullups on the board for the I2C to prevent conflict with add on boards that do have the pullups. If an add-on board is not used, the SW will need to enable the internal pullups on the I2C2 signals in order for the interface to work.

8.20.3 Processor Camera Port Interface

Table 19 shows the signals that are the interface between the processor and the camera modules. The I/O status of each pin is defined from the perspective of the processor.

The cam_wen signal is labeled as CMOS_OE on the schematic. All of the current camera modules do not use this signal and this signal has no affect on the operation of the camera modules. It is provided for future use.

of 165


Revision A2

Table 19. Camera Interface Signals

Signal Function Description I/O Processor cam_hs HS Camera Horizontal Synchronization I/O A24cam_vs VS Camera Vertical Synchronization I/O C25cam_xclka Clock Camera Clock Output Ocam_d0 Camera Data Camera image data bit 0 I AG17cam_d1 Camera Data Camera image data bit 1 I AH17cam_d2 Camera Data Camera image data bit 2 I B24cam_d3 Camera Data Camera image data bit 3 I C24cam_d4 Camera Data Camera image data bit 4 I D24cam_d5 Camera Data Camera image data bit 5 I A25cam_d6 Camera Data Camera image data bit 6 I K28cam_d7 Camera Data Camera image data bit 7 I L28cam_d8 Camera Data Camera image data bit 8 I K27cam_d9 Camera Data Camera image data bit 9 I L27cam_d10 Camera Data Camera image data bit 10 I B25cam_d11 Camera Data Camera image data bit 11 I C26cam_fld RESET Camera field identification I/O C23cam_pclk Pixel Clock Camera pixel clock I C27cam_wen Camera Write Enable I B23

The cam_fld signal is used as a RESET signal to the camera board. When used as a reset, the pin should be set up as a GPIO pin.

Table 20 shows the mapping of the pins on the camera sensors to the pins on the processor. In order to work with the different modules, you must take into account the order of the bits. The table covers the currently available camera modules that are

of 165


Revision A2

compatible with the Beagle –xM. You will notice some of the lettering in red. These are signals that are not used by the camera module. In order for the data to be correct, these signals need to be tied low by enabling the internal pulldown resistors.

Table 20. Camera Pin Signal Mapping

Resolution VGA 1.3MP 2MP 3MP 5MPCamera Module Part Number LI-LBCMVGA LI-LBCM1M1 LI-LBCM2M1 LI-BCM3M1 LI-LBCM5M1

Data Width---> 10 10 10 8 12PIN NAME I/O/V 1 D11 I D9 D9 D9 D7 D112 MCLK O MCLK MCLK MCLK MCLK MCLK3 D10 I D8 D8 D8 D6 D104 GND PWR GND GND GND GND GND5 D9 I D7 D7 D7 D5 D96 SDATA I/O SDATA SDATA SDATA SDATA SDATA7 D8 I D6 D6 D6 D4 D88 SCLK I/O SCLK SCLK SCLK SCLK SCLK9 D7 I D5 D5 D5 D3 D7

10 RESET O RESET RESET RESET RESET RESET11 D6 I D4 D4 D4 D2 D612 OE O OE OE OE OE OE13 D5 I D3 D3 D3 D1 D514 GND PWR GND GND GND GND GND15 D4 I D2 D2 D2 D0 D416 CAM_IO PWR CAM_IO CAM_IO CAM_IO CAM_IO CAM_IO17 D3 I D1 D1 D1 PULL-DOWN D318 CAM_IO PWR CAM_IO CAM_IO CAM_IO CAM_IO CAM_IO19 D2 I D0 D0 D0 PULL-DOWN D220 GND PWR GND GND GND GND GND21 D1 I PULL-DOWN PULL-DOWN PULL-DOWN PULL-DOWN D122 GND PWR GND GND GND GND GND23 D0 I PULL-DOWN PULL-DOWN PULL-DOWN PULL-DOWN D024 CAM_ANA PWR CAM_ANA CAM_ANA CAM_ANA CAM_ANA CAM_ANA25 CAM_ANA PWR CAM_ANA CAM_ANA CAM_ANA CAM_ANA CAM_ANA26 CAM_ANA PWR CAM_ANA CAM_ANA CAM_ANA CAM_ANA CAM_ANA27 PCLK I PCLK PCLK PCLK PCLK PCLK28 GND PWR GND GND GND GND GND29 HS I HS HS HS HS HS30 CAM_DIG PWR CAM_DIG CAM_DIG CAM_DIG CAM_DIG CAM_DIG31 VS I VS VS VS VS VS32 CAM_DIG PWR CAM_DIG CAM_DIG CAM_DIG CAM_DIG CAM_DIG33 GND PWR GND GND GND GND GND34 GND PWR GND GND GND GND GND

of 165


Revision A2

8.20.4 Camera Modules

The camera module can be purchased from Leopard Imaging or one of their distributors. It uses the same modules as the LeopardBoard DM355 version. The figure below shows the different modules that can be used. The part numbers can be found in Table 20.

Figure 47. Camera Modules

At this time, only the VGA camera board has been confirmed to work on the –xM board. Other boards will be added as the SW drivers are completed. The 3MP module is next on the list. It is expected that all of the listed modules will work and no complications are expected as they are all compatible at the hardware level.

of 165


Revision A2

8.21 RS232 Port

A single RS232 port is provided on the BeagleBoard and provides access to the TX and RX lines of UART3 on the processor. Figure 48 shows the design of the RS232 port.

U 9

S N 6 5 C 3 2 2 1 E P W

E N1

C 1 +2

C 1 -4

C 2 +5

C 2 -6

R I N8

GN

D14

VC

C15

F O R C E O F F1 6

V +3

V -7

R O U T9 D O U T

1 3

I N V A L I D1 0

F O R C E O N1 2

D I N1 1

2 3 2 _ C 1 +

2 3 2 _ C 1 -

R S 2 3 2 _ R X1R 7 9 0 , D N IR 7 8 0

C 1 4 7 0 . 1 u F , 1 0 V

R 8 0 0 , D N IR S 2 3 2 _ TX1

R 8 2 0

R 8 1 1 0 K

V I O _ 1 V 8

C 1 4 30 . 1 u F , 1 0 V

2 3 2 _ V -

2 3 2 _ V +

C 1 5 10 . 1 u F , 1 0 V

C 1 4 90 . 1 u F , 1 0 V

C 1 4 8

0 . 1 u F , 1 0 V

C 1 5 0

0 . 1 u F , 1 0 V

U A R T3 _ TX_ 3 V

2 3 2 _ C 2 -

2 3 2 _ C 2 +

U A R T3 _ R X_ 3 V

P 8

D S U B _ F E M A L E _ S H O R T

11

22

33

44

55

66

77

88

99

S H L 11 0

S H L 21 1

2 3 2 O E

2 3 2 _ P I N 3

U 1 0

TXS 0 1 0 2 D C U

A 15

B 18V C C A

3V C C B

7

O E6

G N D2A 2

4B 2

1

C 1 4 6 0 . 1 u F , 1 0 V

A U X_ 3 V 3

U A R T3 _ R X3

A U X_ 3 V 3

U A R T3 _ TX3

2 3 2 _ P I N 2

Figure 48. RS232 Interface Design


Two lines, UART3_Tx and UART3_Rx, are provided by the processor. The UART3 function contains a programmable baud generator and a set of fixed dividers that divide the 48-MHz clock input down to the expected baud rate and also supports auto bauding.

8.21.2 Level Translator

All of the I/O levels from the processor are 1.8V while the transceiver used runs at 3.3V. This requires that the voltage levels be translated. This is accomplished by the TXS0102 which is a two-bit noninverting translator that uses two separate configurable power-supply rails. The A port tracks VCCA, 1.8V and the B port tracks VCCB, 3.3V. This allows for low-voltage bidirectional translation between the two voltage nodes. When the output-enable (OE) input is low, all outputs are placed in the high-impedance state. In this design, the OE is tied high via a 10K ohm resistor to insure that it is always on.

of 165


Revision A2

8.21.3 RS232 Transceiver

The RS232 transceiver used is the SN65C322 which consists of one line driver, one line receiver, and a dual charge-pump circuit with ±15-kV IEC ESD protection pin to pin (serial-port connection pins, including GND). These devices provide the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The SN65C3221 operates at data signaling rates up to 1 Mbit/s and a driver output slew rate of 24 V/ms to 150 V/ms. While the processor can easily drive a 1Mbit/S rate, your results may vary based on cabling, distance, and the loads and drive capability on the other end of the RS232 port.

The transceiver is powered from the 3.3V rail and is active at power up. This allows the port to be used for UART based peripheral booting over the port.

8.21.4 Connector

Access to the RS232 port is through a 9 pin DB9 connector, P9. This is new on the –xM version and replaces the 10 pin header. A standard male to female straight DB9 cable can be used or a USB to DB9 adapter can be plugged direct into the board.

8.22 Indicators

There are five green indicators on the BeagleBoard:

o Powero PMU_STATo USER0o USER1o HUB Power

All of the green LEDs are programmable under software control. Figure 49 shows the connection of all of these indicators.

There is also a single RED LED on the board. Turning on this LED is not something that a person should try to do as it indicates that the user is not paying attention and has plugged in a potentially damaging power supply into the power jack.

of 165


Revision A2

U 4 B P ro c e s s o r

G P I O _ 1 4 9A A 9

G P I O _ 1 5 0W 8

H U B _ 3 V 3

USB ACTIVE

D C _ 5 V _ U S B

R 1 3 6

3 3 0

GRN

D 1 4

L TS T-C 1 9 0 G K T

U 1 6 _ F B R 1 1 15 6 . 2 K , 1 %

R 1 1 33 2 . 4 K , 1 %

U 1 6

TL 1 9 6 3 A

I N2

S H D N1

O U T4

A D J5

G N D3

G N D6

C 1 7 7

4 . 7 u F , 6 . 3 V , 0 6 0 3

GRN

D 1 2L TS T-C 1 9 0 G K T

V B A TR 6 4 3 3 0

R 4 03 3 0

R 3 9 3 3 0V B A T

V B A T

GRN

D 6

L TS T-C 1 9 0 G K T

47k

10k Q 1 B

R N 1 9 0 7

43

5

47k

10k Q 1 A

R N 1 9 0 7

16

2

US E R1

US E R0

GRN

D 7L TS T-C 1 9 0 G K T

R 1 3 01 0 KU 1 9

TP S 3 8 0 3 G 1 5

N C1

G N D2

R S E T3

V D D4

S E N S E5

GRND 1 3L TS T-C 1 5 0 C K T

VO

LTE

RR

_RVOLT_ERR

D C _ I N


R 1 2 1

5 1 0

47k

10k Q 2 A

R N 1 9 0 7

16

2

D C _ I N

R 1 2

3 3 0

A U X_ 3 V 3

GRN

D 5L TS T-C 1 9 0 G K T

U 1 8 A S N 7 4 L V C 2 G 0 6 D C K R

1

25

6

V I O _ 1 V 8

POWER

U 2

TP S 2 1 4 1 P W P

L D O _ I N4

L D O _ E N6

S W _ I N2

GN

D7

L D O _ P L D N1 0

L D O _ O U T1 1

A D J9

L D O _ P G8

S W _ O U T1 2

S W _ P L D N1 4

S W _ P G1

S W _ E N5

S W _ I N3

S W _ O U T1 3

PP

AD

15

V B A T

R 8

1 0 K

U 7 A TP S 6 5 9 5 0

L E D A / V I B R A . PF 1 5 L E D B / V I B R A . MG 1 5

L E D G N DF 1 6

G P I O . 1N 1 2

Figure 49. Indicator Design

8.22.1 Power Indicator

This indicator, D5, connects from the 3.3V rail supply and ground. It indicates that the entire power path is supplying the power to the board. Indicator D5 does not indicate which power source is being used to supply the main power to the board but only that it is active. Software does have the ability to turn off this regulator and thereby turning off the LED. By default this is always disabled on power up.

8.22.2 PMU Status Indicator

This output is driven from the TPS65950 using the LED.B output. The TPS65950 provides LED driver circuitry to power two LED circuits that can provide user indicators. The first circuit can provide up to 160 mA and the second, 50 mA. Each LED circuit is independently controllable for basic power (on/off) control and illumination level (using PWM). The second driver, LED.B, is used to drive an LED that is connected to the VBAT rail through a resistor.

The PWM inside the TPS65950 can be used to alter the brightness of the LED if desired or it can be turned on or off by the processor using the I2C bus. The PWM is programmable, register-controlled, duty cycle based on a nominal 4-Hz cycle which is

of 165


Revision A2

derived from an internal 32-kHz clock. It is possible to set the LED to flash automatically without software control if desired.

8.22.3 User Indicators

There are two user LEDs, D6 and D7, that can be driven directly from a GPIO pin on the processor. These can be used for any purpose by the software. The output level of the processor is 1.8V and the current sink capability is not enough to drive an LED with any level of brightness. A transistor pair, RN1907 is used to drive the LEDs from the VBAT rail. A logic level of 1 will turn the LED on.

8.22.4 HUB Power Indicator

The HUB power LED, D14, is turned on whenever the USB HUB power is active. This output is driven from the TPS65950 using the LED.A output. The processor can control the LED by communicating via the I2C to the TPS65950.

8.22.5 Overvoltage Indicators

The Over Voltage LED, D13, turns on whenever the DC voltage exceeds 5.3V. The detection circuit, TPS3803, turns on the LED.

of 165


Revision A2

8.23 JTAG

A JTAG header is provided to allow for advanced debugging on the BeagleBoard by using a JTAG based debugger. Figure 50 shows the interconnection to the processor.

U 4 BP ro c e s s o r

J TA G _ TD OA A 1 9

J TA G _ n TR S TA A 1 7

J TA G _ TM SA A 1 8

J TA G _ TD IA A 2 0

J TA G _ TC KA A 1 3

J TA G _ R TC KA A 1 2

J TA G _ E M U 0A A 1 1

J TA G _ E M U 1A A 1 0

R2

51

0KR

24

10K

R2

81

00K

R2

71

00K

V I O _ 1 V 8

C 80 . 1 u F , 1 0 V

J TA G _ TD O

J TA G _ TD I

J TA G _ R TC KJ TA G _ TC KJ TA G _ E M U 0

J TA G _ TM S

J TA G _ n TR S T

P 3

H D R 2 x 7

11

22

33

44

55

77

88

99

1 01 0

1 11 1

1 21 2

1 31 3

1 41 4

R2

61

00K

V I O _ 1 V 8

R3

01

00K

R 3 11 0 K

J TA G _ E M U 1J TA G _ E M U 1

R2

91

00K

Figure 50. JTAG Interface


The JTAG interface connects directly to the OMAP processor. All signals are a 1.8V level. Table 21 describes the signals on the JTAG connector.

Table 21. JTAG Signals

Signal Description I/OJTAG_TMS Test mode select I/OJTAG_TDI Test data input IJTAG_TDO Test Data Output OJTAG_RTCK ARM Clock Emulation OJTAG_TCK Test Clock IJTAG_nTRST Test reset IJTAG_EMU0 Test emulation 0 I/OJTAG_EMU1 Test emulation 1 I/O

of 165


Revision A2

8.23.2 JTAG Connector

The JTAG interface uses a 14 pin connector. All JTAG emulator modules should be able to support this interface. Contact your emulator supplier for further information or if an adapter is needed.

8.24 Main Expansion Header

The expansion header is provided to allow a limited number of functions to be added to the BeagleBoard via the addition of a daughtercard.

Figure 51 is the design of the expansion connector and the interfaces to the processor.

Figure 51. Main Expansion Header Processor Connections

CAUTION: The voltage levels on the expansion header are 1.8V. Exposure of these signals to a higher voltage will result in damage to the board and a voiding of the warranty.


The main purpose of the expansion connector is to route additional signals from the processor. Table 22 shows all of the signals that are on the expansion header. As the processor has a multiplexing feature, multiple signals can be connected to certain pins to add additional options as it pertains to the signal available. Each pin can be set individually for a different mux mode. This allows any of the listed mux modes to be set on a pin by pin basis by writing to the pin mux register in software. Following is the legend for Table 22.

of 165

MCBSP3_FSXMMC2_DAT6MMC2_DAT5

I2C2_SDA

MCBSP3_CLKX

U3BProcessor

AA25AE5AE6

AB26

Y21AA21

V21

U21K26W21

AF15AE15

McBSP3_CLKXMcBSP3_FSXMcBSP3_DR

McBSP3_DX

McBSP1_CLKRMcBSP1_FSR

McBSP1_DX

McBSP1_DRMcBSP1_FSX

McBSP1_CLKX

I2C2_SCLI2C2_SDA

MMC2_DAT1

J3

HEADER 14X2

2468

10121416182022242628

13579111315171921232527

MMC2_DAT0

MCBSP1_FSR

To the power circuitryTo the Reset circuitry

U3A Processor

AE2AG5AH5AH4AG4AF4AE4AH3AF3AE3

MMC2_CLKMMC2_CMDMMC2_DAT0MMC2_DAT1MMC2_DAT2MMC2_DAT3MMC2_DAT4MMC2_DAT5MMC2_DAT6MMC2_DAT7

MCBSP1_CLKR

MCBSP1_DX

VIO_1V8DC_5V

MMC2_DAT2

UART2_CTS

MCBSP3_DR

MCBSP1_DR

MCBSP1_CLKX

MMC2_DAT7

nRESET

MMC2_DAT4

MMC2_CMD

MMC2_DAT3

nUSB_DC_EN

MMC2_CLKOI2C2_SCL

MCBSP1_FSX


Revision A2

X= there is no signal connected when this mode is selectedZ= this is the safe mode meaning neither input to output. This is the default mode on power up.*= this indicates that there is a signal connected when this mode is selected, but it has no useful purpose without other pins being available. Access to these other pins is not provided on the expansion connector.

The first column is the pin number of the expansion connector.

The second column is the pin number of the processor.

The columns labeled 0-7 represent each of the pin mux modes for that pin. By setting this value in the control register, this signal will be routed to the corresponding pin of the expansion connector. These setting are on a pin by pin basis. Any pin can be set with the mux register setting, and the applicable signal will be routed to the pin on the expansion connector.

Table 22. Expansion Connector Signals

EXP Processor 0 1 2 3 4 5 6 71 VIO_1V82 DC_5V3 AE3 MMC2_DAT7 * * * GPIO_139 * * Z4 AB26 UART2_CTS McBSP3_DX GPT9_PWMEVT X GPIO_144 X X Z5 AF3 MMC2_DAT6 * * * GPIO_138 * X Z6 AA25 UART2_TX McBSP3_CLKX GPT11_PWMEVT X GPIO_146 X X Z7 AH3 MMC2_DAT5 * * * GPIO_137 * X Z8 AE5 McBSP3_FSX UART2_RX X X GPIO_143 * X Z9 AE4 MMC2_DAT4 * X * GPIO_136 X X Z10 AB25 UART2_RTS McBSP3_DR GPT10_PWMEVT X GPIO_145 X X Z11 AF4 MMC2_DAT3 McSPI3_CS0 X X GPIO_135 X X Z12 V21 McBSP1_DX McSPI4_SIMO McBSP3_DX X GPIO_158 X X Z13 AG4 MMC2_DAT2 McSPI3_CS1 X X GPIO_134 X X Z14 W21 McBSP1_CLK

XX McBSP3_CLKX X GPIO_162 X X Z

15 AH4 MMC2_DAT1 X X X GPIO_133 X X Z16 K26 McBSP1_FSX McSPI4_CS0 McBSP3_FSX x GPIO_161 X X Z17 AH5 MMC2_DAT0 McSPI3_SOMI X X GPIO_132 X X Z18 U21 McBSP1_DR McSPI4_SOMI McBSP3_DR X GPIO_159 X X Z19 AG5 MMC2_CMD McSPI3_SIMO X X GPIO_131 X X Z20 Y21 McBSP1_CLK

RMcSPI4_CLK X X GPIO_156 X X Z

21 AE2 MMC2_CLKO McSPI3_CLK X X GPIO_130 X X Z22 AA21 McBSP1_FSR X * Z GPIO_157 X X Z23 AE15 I2C2_SDA X X X GPIO_183 X X Z24 AF15 I2C2_SCL X X X GPIO_168 X X Z25 25 REGEN26 26 Nreset27 27 GND28 28 GND

of 165


Revision A2

8.24.2 Expansion Signals

This section provides more detail on each of the signals available on the expansion connector. They are grouped by functions in Table 23 along with a description of each signal and the MUX setting to activate the pin. If you use these signals in their respective groups and that is the only function you use, all of the signals are available. Whether or not the signals you need are all available, depends on the muxing function on a per-pin basis. Only one signal per pin is available at any one time.

Table 23. Expansion Connector Signal Groups

Signal Description I/O EXP OMAP MuxSD/MMC Port 2

MMC2_DAT7 SD/MMC data pin 7. I/O 3 AE3 1MMC2_DAT6 SD/MMC data pin 6. I/O 5 AF3 1MMC2_DAT5 SD/MMC data pin 5. I/O 7 AH3 1MMC2_DAT4 SD/MMC data pin 4. I/O 9 AE4 1MMC2_DAT3 SD/MMC data pin 3. I/O 11 AF4 1MMC2_DAT2 SD/MMC data pin 2. I/O 13 AG4 1MMC2_DAT1 SD/MMC data pin 1. I/O 15 AH4 1MMC2_DAT0 SD/MMC data pin 0. I/O 17 AH5 1MMC2_CMD SD/MMC command signal. I/O 19 AG5 1MMC_CLKO SD/MMC clock signal. O 21 AE2 1

McBSP Port 1McBSP1_DR Multi channel buffered serial port receive I 18

McBSP1_CLKS -------------------------------------------------------------------------- N/A N/AMcBSP1_FSR Multi channel buffered serial port transmit frame sync

RCVI/O 22

McBSP1_DX Multi channel buffered serial port transmit I/O 12McBSP1_CLKX Multi channel buffered serial port transmit clock I/O 14McBSP1_FSX Multi channel buffered serial port transmit frame sync

XMTI/O 16

McBSP1_CLKR Multi channel buffered serial port receive clock I/O 20I2C Port 2

I2C2_SDA I2C data line. IOD 23I2C2_SCL I2C clock line IOD 24

McBSP Port 3McBSP3_DR Multi channel buffered serial port receive I 10,18McBSP3_DX Multi channel buffered serial port transmit I/O 4,12

McBSP3_CLKX Multi channel buffered serial port receive clock I/O 6,14McBSP3_FSX Multi channel buffered serial port frame sync transmit I/O 8,16

General Purpose I/O PinsGPIO_130 GP Input/Output pin. Can be used as an interrupt pin. I/O 21GPIO_131 GP Input/Output pin. Can be used as an interrupt pin. I/O 19GPIO_132 GP Input/Output pin. Can be used as an interrupt pin. I/O 17GPIO_133 GP Input/Output pin. Can be used as an interrupt pin. I/O 15GPIO_134 GP Input/Output pin. Can be used as an interrupt pin. I/O 13GPIO_135 GP Input/Output pin. Can be used as an interrupt pin. I/O 11GPIO_136 GP Input/Output pin. Can be used as an interrupt pin. I/O 9GPIO_137 GP Input/Output pin. Can be used as an interrupt pin. I/O 7GPIO_138 GP Input/Output pin. Can be used as an interrupt pin. I/O 5GPIO_139 GP Input/Output pin. Can be used as an interrupt pin. I/O 3GPIO_143 GP Input/Output pin. Can be used as an interrupt pin. I/O 8GPIO_144 GP Input/Output pin. Can be used as an interrupt pin. I/O 4GPIO_145 GP Input/Output pin. Can be used as an interrupt pin. I/O 10GPIO_146 GP Input/Output pin. Can be used as an interrupt pin. I/O 6GPIO_156 GP Input/Output pin. Can be used as an interrupt pin. I/O 20GPIO_158 GP Input/Output pin. Can be used as an interrupt pin. I/O 12GPIO_159 GP Input/Output pin. Can be used as an interrupt pin. I/O 18GPIO_161 GP Input/Output pin. Can be used as an interrupt pin. I/O 16GPIO_162 GP Input/Output pin. Can be used as an interrupt pin. I/O 14

of 165


Revision A2

GPIO_168 GP Input/Output pin. Can be used as an interrupt pin. I/O 24GPIO_183 GP Input/Output pin. Can be used as an interrupt pin. I/O 23

McSPI Port 3McSPI3_CS0 Multi channel SPI chip select 0 O 11McSPI3_CS1 Multi channel SPI chip select 1 O 13

McSPI3_SIMO Multi channel SPI slave in master out I/O 19McSPI3_SOMI Multi channel SPI slave out master in I/O 17McSPI3_CLK Multi channel SPI clock I/O 21

McSPI Port 4McSPI4_SIMO Multi channel SPI slave in master out I/O 12McSPI4_SOMI Multi channel SPI slave out master in I/) 18McSPI4_CS0 Multi channel SPI chip select 0 O 16McSPI4_CLK Multi channel SPI clock I/O 20

UART Port 2UART2_CTS UART clear to send. I/O 4UART2_RTS UART request to send O 10UART2_RX UART receive I 8UART2_TX UART transmit O 6

GPT PWMGPT9_PWMEVT PWM or event for GP timer 9 O 4

GPT11_PWMEVT PWM or event for GP timer 11 O 10GPT10_PWMEVT PWM or event for GP timer 10 O 8

8.24.3 Power

The expansion connector provides two power rails. The first is the VIO_1.8V rail which is supplied by the TPS65950. This rail is limited in the current it can supply from the TPS65950 and what remains from the current consumed by the BeagleBoard and is intended to be used to provide a rail for voltage level conversion only. It is not intended to power a lot of circuitry on the expansion board. All signals from the BeagleBoard are at 1.8V.

The other rail is the DC_5V. The same restriction exits on this rail as mentioned in the USB section. The amount of available power to an expansion board depends on the available power from the DC supply or the USB supply from the PC.

8.24.4 Reset

The nRESET signal is the main board reset signal. When the board powers up, this signal will act as an input to reset circuitry on the expansion board. After power up, a system reset can be generated by the expansion board by taking this signal low. This signal is a 1.8V level signal.

8.24.5 Power Control

There is an additional open-drain signal on the connector called REGEN. The purpose of this signal is to provide a means to control power circuitry on the expansion card to turn on and off the voltages. This insures that the power on the expansion board is turned on at the appropriate time. Depending on what circuitry is provided on the expansion board, an additional delay may be needed to be added before the circuitry is activated. Refer to the processor and TPS65950 documentation for more information.

of 165


Revision A2

8.25 LCD Expansion Header

If you choose not to use the LCD headers for access to the LCD signals or for the DVI-D interface, they can also be used for other functions on the board based on the pin mux setting of each pin. Table 24 shows the options for P11 and Table 25 shows the options for P135. The MUX: column indicates which MUX mode must be set for each pin to make the respective signals accessible on the pins of the processor.

Table 24. P11 GPIO Signals

Pin# Signal MUX:0 MUX:2 MUX:43 DVI_DATA1 DATA1 UART1_RTS GPIO714 DVI_DATA0 DATA0 UART1_CTS GPIO705 DVI_DATA3 DATA3 - GPIO736 DVI_DATA2 DATA2 - GPIO727 DVI_DATA5 DATA5 UART3_TX GPIO758 DVI_DATA4 DATA4 UART3_RX GPIO749 DVI_DATA12 DATA12 GPIO8210 DVI_DATA10 DATA10 - GPIO7911 DVI_DATA23 DATA23 - GPIO9312 DVI_DATA14 DATA14 - GPIO8413 DVI_DATA19 DATA19 McSPI3_SIMO GPIO8914 DVI_DATA22 DATA22 McSPI3_CS1 GPIO9215 I2C3_SDA I2C3_SDA - -16 DVI_DATA11 DATA11 - GPIO8117 DVI_VSYNC VSYNC - GPIO6818 DVI_PUP DVI_PUP - -

Table 25. P13 GPIO Signals

Pin# Signal MUX:0 MUX:2 MUX:43 DVI_DATA20 DATA20 McSPI3_SOMI GPIO904 DVI_DATA21 DATA21 McSPI3_CS0 GPIO915 DVI_DATA17 DATA17 - GPIO876 DVI_DATA18 DATA18 McSPI3_CLK GPIO887 DVI_DATA15 DATA15 - GPIO858 DVI_DATA16 DATA16 - GPIO869 DVI_DATA7 DATA7 UART1_RX GPIO7710 DVI_DATA13 DATA13 - GPIO8311 DVI_DATA8 DATA8 - GPIO7812 NC - - -13 DVI_DATA9 DATA9 - GPIO7914 I2C3_SCL I2C3_SCL -15 DVI_DATA6 DATA6 UART1_TX GPIO_7616 DVI_CLK+ PCLK - GPIO6617 DVI_DEN DEN - GPIO6918 DVI_HSYNC HSYNC - GPIO67

of 165


Revision A2

8.26 Auxiliary Expansion Header

New to the –xM version is the addition of expansion header called the Auxiliary Expansion Header. As is the case with many of the signals on the various connectors, these pins have multiple functions mapped per pin. Table 26 below is the pin out of the MMC Connector. In order to access other signals on these pins, the pin muxing register will need to be set as needed on a per pin basis.

Table 26. P13 Auxiliary Expansion Signals

PIN SIGNAL PROC 0 1 2 3 4 51 VIO_1V82 VMMC23 MMC3_DAT2 AF13 ETK_D6 MCBSP5_DX MMC3_DAT2 HSUSB1_D6 GPIO_204 MMC3_DAT7 AH14 ETK_D7 MCSPI3_CS1 MMC3_DAT7 HSUSB1_D3 GPIO_21 MM1_TXEN_N5 MMC3_DAT3 AE13 ETK_D3 MCSPI3_CLK MMC3_DAT3 HSUSB_D7 GPIO_176 GPIO_16 AH12 ETK_D2 MCSPI3_CS0 HSUSB1_D2 GPIO_16 MM1_TXDAT7 GPIO_15 AG12 ETK_D1 MCBSPI3_SOMI HSUSB1_D1 GPIO_15 MM1_TXSE08 MMC3_DAT1 AH9 ETK_D5 MCBSP5_FSX MMC3_DAT1 HSUSB1_D5 GPIO_199 MMC3_DAT5 AG9 ETK_D9 SERCURE_IND MMC3_DAT5 HSUSB1_NXT GPIO_23 MM1_RX

10 MMC3_DAT4 AF11 ETK_D0 MCSPI3_SIMO MMC3_DAT4 HSUSB1_D0 GPIO_14 MM1_RXRCV11 MMC3_DAT0 AE11 ETK_D4 MCBSP5_DR MMC3_DAT0 HSUSB1_D4 GPIO_1812 MMC3_CMD AE10 ETK_CTL MMC3_CMD HSUSB1_CLK GPIO_1313 MMC3_DAT6 AF9 ETK_D8 DRM_SECURE MMC3_DAT6 HSUSB1_DIT GPIO_2214 MMC3_CLK AF10- ETK_CLK MCBSP5_CLKX MMC3_CLK HSUSB1_STP GPIO_12 MM1_RXDP15 HDQ J25 HDQ SYS_ALTCLK GPIO_17016 DMAREQ3 P8 DMAREQ3 GPT11_PWM GPIO_5717 AUX_DC AUX_ADC18 PWR_CNTRL PWR_CNTRL19 GND20 GND

The following sections provide a brief description of the functions of the pins available. For a more complete description, please refer to the datasheet or Technical Reference Manuals. Not all of these signals can be used at the same time. Only one signal can be used per pin at one time based on the setting of the pin mux registers in the processor. Make sure that you set the correct mux mode when using these signals for their various configurations.

8.26.1 MCBSP5 Signals

Access to McBSP5 is provided as an option on the connector. Table 27 below shows the pins that the McBSP5 interface appears on. In order to se these signals, the mux mode for each pin must be set to 1.

Table 27. P13 McBSP5 Expansion Signals

8.26.2

MMC3 Signals

of 165

PIN SIGNAL I/O DESCRIPTION PROC PINS3 MCBSP5_DX O Transmitted Data AF138 MCBSP5_FSX O Frame Sync AH911 MCBSP5_DR I Received Data AE1114 MCBSP5_CLKX O Serial Clock AF10-


Revision A2

These signals can be used to provide an additional SD/MMC interface on an expansion board. All of these signals are 1.8V, so if you plan to use the signals as an SD/MMC interface, then a level shifter will be required. In order to access these signals, they must be in Mux mode 2. Table 28 is a description of these signals.

Table 28. P13 MMC3 Expansion Signals

PIN SIGNAL I/O PROC DESCRIPTION3 MMC3_DAT2 I/O AF13 Bidirectional data pin.4 MMC3_DAT7 I/O AH14 Bidirectional data pin.5 MMC3_DAT3 I/O AE13 Bidirectional data pin.8 MMC3_DAT1 I/O AH9 Bidirectional data pin.9 MMC3_DAT5 I/O AG9 Bidirectional data pin.10 MMC3_DAT4 I/O AF11 Bidirectional data pin.11 MMC3_DAT0 I/O AE11 Bidirectional data pin.12 MMC3_CMD O AE10 Command indicator signal13 MMC3_DAT6 I/O AF9 Bidirectional data pin.14 MMC3_CLK O AF10- Clock

This interface could also be used to communicate to an FPGA or a WLAN device that uses the SDIO style interface.

8.26.3 ETK Signals

The ETK signals can be used to provide additional debugging information. For more information on the use of these signals, please refer to the processor Technical reference Manual. Table 29 has the signals for the ETK interface that are provided.

Table 29. P13 Auxiliary ETK Signals

of 165

PIN SIGNAL I/O PROC DESCRIPTION3 ETK_D6 O AF13 Trace data pin.4 ETK_D7 O AH14 Trace data pin.5 ETK_D3 O AE13 Trace data pin.6 ETK_D2 O AH12 Trace data pin.7 ETK_D1 O AG12 Trace data pin.8 ETK_D5 O AH9 Trace data pin.9 ETK_D9 O AG9 Trace data pin.10 ETK_D0 O AF11 Trace data pin.11 ETK_D4 O AE11 Trace data pin.12 ETK_CTL O AE10 Trace control signal.13 ETK_D8 O AF9 Trace data pin.14 ETK_CLK O AF10- Trace clock.


Revision A2

8.26.4 HSUSB1 Signals

These signals are the other High Speed USB port found on the processor. It is the same interface that is used to communicate to the UBS PHY on the board, but a different port. Table 30 gives the signals that are used for this interface. In order for these pins to be used, the pin mux must be set to Mode 3.

Table 30. P13 High Speed USB Expansion Signals

8.26.5 Alternate Clock

The SYS_ALTCLK signal can be used to provide an alternate system clock into the processor. This can be used for things such as the GPTIMERS, USB, or as a clock for the NTSC/PAL S-Video output.

8.26.6 HDQ 1-Wire

The HDQ/1-Wire module implements the hardware protocol of the master functions of the Benchmarq HDQ and the Dallas Semiconductor 1-Wire® protocols. These protocols use a single wire for communication between the master (HDQ/1-Wire controller) and the slaves (HDQ/1-Wire external compliant devices).

8.26.7 ADC

There is one A to D converter pin provided on the Auxiliary Expansion Header. This pin is labeled AUX_ADC and connects to the ADCIN6 pin of the TPS65950 and can be controlled and read by the processor using the I2C1 interface. There are voltage level restrictions to this pin, so refer to the TPS65950 documentation before using this pin.

of 165

PIN SIGNAL I/0 PROC DESCRIPTION3 HSUSB1_D6 I/O AF13 Bidirectional Data4 HSUSB1_D3 I/O AH14 Bidirectional Data5 HSUSB_D7 I/O AE13 Bidirectional Data6 HSUSB1_D2 I/O AH12 Bidirectional Data7 HSUSB1_D1 I/O AG12 Bidirectional Data8 HSUSB1_D5 I/O AH9 Bidirectional Data9 HSUSB1_NXT I AG9 Next signal10 HSUSB1_D0 I/O AF11 Bidirectional Data11 HSUSB1_D4 I/O AE11 Bidirectional Data12 HSUSB1_CLK O AE10 60MHZ Clock output13 HSUSB1_DIR I AF9 Data direction signal14 HSUSB1_STP O AF10- Stop signal


Revision A2

8.26.8 GPIO Signals

Most of the signals can also be configured as either inputs or outputs from the processor. Table 31 shows the GPIO pin options that can be used on each pin of the connector.

Table 31. P13 Auxiliary GPIO Signals

8.26.9 DMAREQ

Pin 16 of the expansion connector can also be configured for a DMAREQ pin. Refer to the processor Technical Reference Manual for more information on how to use this signal.

8.27 Audio Expansion Header

Also new to the –xM is the addition of the Audio Header that provides access to the McBSP2 bus that connects to the TPS65950. This is the primary audio bus for the processor. For further information on these signals, refer to Section 8.16.2

of 165

PIN SIGNAL I/O PROC DESCRIPTION3 GPIO_20 I/O AF13 General Purpose Input/Output4 GPIO_21 I/O AH14 General Purpose Input/Output5 GPIO_17 I/O AE13 General Purpose Input/Output6 GPIO_16 I/O AH12 General Purpose Input/Output7 GPIO_15 I/O AG12 General Purpose Input/Output8 GPIO_19 I/O AH9 General Purpose Input/Output9 GPIO_23 I/O AG9 General Purpose Input/Output10 GPIO_14 I/O AF11 General Purpose Input/Output11 GPIO_18 I/O AE11 General Purpose Input/Output12 GPIO_13 I/O AE10 General Purpose Input/Output13 GPIO_22 I/O AF9 General Purpose Input/Output14 GPIO_12 I/O AF10- General Purpose Input/Output15 GPIO_170 I/O J25 General Purpose Input/Output16 GPIO_57 I/O P8 General Purpose Input/Output


Revision A2

9.0 Connector Pinouts and Cables

This section provides a definition of the pinouts and cables to be used with all of the connectors and headers on the BeagleBoard.

THERE ARE NO CABLES SUPPLIED WITH THE BEAGLEBOARD.

9.1 Power Connector

Figure 52 is a picture of the BeagleBoard power connector with the pins identified. The supply must have a 2.1mm center hot connector with a 5.5mm outside diameter.

Figure 52. Power Connector

The supply must be at least 1A with a maximum of 3A. If the expansion connector is used, more power will be required depending on the load of the devices connected to the expansion connector.

of 165


Revision A2

9.2 USB OTG

Figure 53 is a picture of the BeagleBoard USB OTG connector with the pins identified.

Figure 53. USB OTG Connector

The shorting pads, J1, to convert the OTG port to a Host mode are found in Figure 54.

Figure 54. OTG Host Shorting Pads

of 165


Revision A2

9.3 S-Video

Figure 55 is the S-Video connector on the BeagleBoard.

Figure 55. S-Video Connector

of 165


Revision A2

9.4 DVI-D

Figure 56 is the pinout of the DVI-D connector on BeagleBoard.

Figure 56. DVI-D Connector

Table 32 is the pin numbering of the two ends of the cable as it relates to the signals used in the DVI-D interface itself.

Table 32. DVI-D to HDMI Cable

SIGNAL DVI-D PIN# HDMI PIN#DATA 2- 1 3DATA 2+ 2 1SHIELD 3 2

45

DDS CLOCK 6 15DDS DATA 7 16

8DATA 1- 9 6DATA 1+ 10 4SHIELD 11 5

1213

5V 14 18GROUND (5V) 15 17

16DATA 0- 17 9SIGNAL DVI-D PIN# DVI-D PIN#DATA 0+ 18 7SHIELD 19 5

202122

CLOCK+ 23 10CLOCK- 24 12

of 165


Revision A2



Figure 57 is one of the cables that can be used to connect to an LCD monitor.

Figure 57. DVI-D Cable

A standard HDMI cable may be used as well as long as it is used with an adapter if you are connecting to a monitor via the DVI-D port. Figure 58 shows this configuration.

Figure 58. DVI-D Cable

In some cases, the HDMI to HDMI connector could be used to connect direct to a monitor equipped with a HDMI port. It some cases, the BeagleBoard may not work if the display timing is not accepted by the display. It should also be noted that no audio will be provided over this interface.

of 165


Revision A2

9.5 LCD

This section covers the pair of headers that provide access to the raw 1.8V DSS signals from the processor. This provides the ability to create adapters for such things as different LCD panels, LVDS interfaces, etc.

9.5.1 Connector Pinout

The Table 33 and 34 define the pinout of the LCD connectors. All signal levels are 1.8V with the exception of DVI_PUP signal which is 3.3V.


Pin# Signal I/O Description1 DC_5V PWR DC rail from the Main DC supply2 DC_5V PWR DC rail from the Main DC supply3 DVI_DATA1 O LCD Pixel Data bit 4 DVI_DATA0 O LCD Pixel Data bit 5 DVI_DATA3 O LCD Pixel Data bit 6 DVI_DATA2 O LCD Pixel Data bit 7 DVI_DATA5 O LCD Pixel Data bit 8 DVI_DATA4 O LCD Pixel Data bit 9 DVI_DATA12 O LCD Pixel Data bit 10 DVI_DATA10 O LCD Pixel Data bit 11 DVI_DATA23 O LCD Pixel Data bit 12 DVI_DATA14 O LCD Pixel Data bit 13 DVI_DATA19 O LCD Pixel Data bit 14 DVI_DATA22 O LCD Pixel Data bit 15 I2C3_SDA I/O I2C3 Data Line16 DVI_DATA11 O LCD Pixel Data bit 17 DVI_VSYNC O LCD Vertical Sync Signal

18 DVI_PUP O

Control signal for the DVI controller. When Hi, DVI is enabled. Can be used to activate circuitry on adapter board if desired.

19 GND PWR Ground bus20 GND PWR Ground bus

of 165


Revision A2


Pin# Signal I/O Description1 3.3V PWR 3.3V reference rail2 VIO_1V8 PWR 1.8V buffer reference rail.3 DVI_DATA20 O LCD Pixel Data bit4 DVI_DATA21 O LCD Pixel Data bit5 DVI_DATA17 O LCD Pixel Data bit6 DVI_DATA18 O LCD Pixel Data bit7 DVI_DATA15 O LCD Pixel Data bit8 DVI_DATA16 O LCD Pixel Data bit9 DVI_DATA7 O LCD Pixel Data bit10 DVI_DATA13 O LCD Pixel Data bit11 DVI_DATA8 O LCD Pixel Data bit12 NC No connect13 DVI_DATA9 LCD Pixel Data bit14 I2C3_SCL I/O I2C3 Clock Line15 DVI_DATA6 O LCD Pixel Data bit16 DVI_CLK+ O DVI Clock17 DVI_DEN O Data Enable18 DVI_HSYNC O Horizontal Sync19 GND PWR Ground bus20 GND PWR Ground bus

Figure 59 shows where pins 1 and 2 are located on each connector, front and back sides shown. The top side pins make for convenient test points if needed.

Figure 59. LCD Expansion Connector Pins

of 165


Revision A2

9.5.2 Camera

Table 35 is the pinout of the camera connector on the board. Figure 60 shows the pin number and location of the camera connector.

Table 35. P10 Camera Signals

Pin# Signal I/O Description1 CAM_D11 I Camera Data 112 CAM_CLKA O Camera main clock3 CAM_D10 I Camera Data 104 GND PWR Ground5 CAM_D9 I Camera Data 96 I2C_SCL Camera control data7 CAM_D8 I Camera Data 88 I2C_SCL I/O Camera control clock9 CAM_D7 I Camera Data 710 CAM_FLD I Camera Reset11 CAM_D6 I Camera Data 612 CAM_WEN I Camera Output enable13 CAM_D5 I Camera Data 514 GND PWR Ground15 CAM_D4 I Camera Data 416 CAM_2V8 PWR Camera 2.8V core voltage17 CAM_D3 I Camera Data 318 CAM_2V8 PWR Camera 2.8V core voltage19 CAM_D2 I Camera Data 220 GND PWR Ground21 CAM_D1 I Camera Data 122 GND PWR Ground23 CAM_D0 I Camera Data 024 DC_5V PWR 5V supply25 DC_5V PWR 5V supply26 DC_5V PWR 5V supply27 CAM_PCLK I Camera Pixel Clock28 GND PWR Ground29 CAM_HS I Camera Horizontal Sync30 CAM_1V8 PWR 1.8V IO rail31 CAM_VS I Camera vertical Sync32 CAM_1V8 PWR 1.8V IO rail33 GND PWR Ground34 GND PWR Ground

of 165


Revision A2

Figure 60. Camera Connector

Figure 61 is the front of the camera module. The camera should face to the edge of the board (Left) when installed. The camera module is not supplied with the BeagleBoard.

Figure 61. Camera Module

of 165


Revision A2

9.5.3 Audio McBSP2 Port

New to the –xM version is the addition of a four pin connector that provides access to the McBSP2 audio serial interface. While other McBSP ports can be used for audio, McBSP is the most desirable due its large buffers. Table 36 is the pin out of the connector.

Table 36. P10 McBSP2 Signals

Pin# Signal I/O Description1 McBSP2_DX O Transmit Out2 McBSP2_FSX O Frame Sync3 McBSP2_DR I Receive In4 McBSP2_CLKX O Clock

Figure 62 is the pin number location of P10.

Figure 62. McBSP Audio Connector

of 165


Revision A2

9.5.4 Auxiliary Access Header

Table 37 gives the signal names of the pins on the Auxiliary Access Connector.

Table 37. P17 Auxiliary Access Signals

Pin# Signal I/O Description1 VIO_1V8 PWR 1.8V IO Rail2 VMMC2 PWR 1.85V to 3.15V Rail. Configurable via SW.3 MMC3_DAT2 I/O MMC interface data pin.4 MMC_DAT7 I/O MMC interface data pin.5 MMC3_DAT3 I/O MMC interface data pin.6 GPIO_16 I/O General purpose I/O pin7 GPIO_15 I/O General purpose I/O pin8 MMC3_DAT I/O MMC interface data pin.9 MMC_DAT5 I/O MMC interface data pin.10 MMC3_DAT4 I/O MMC interface data pin.11 MMC_DAT0 I/O MMC interface data pin.12 MMC3_CMD O MMC CMD signal pin13 MMC_DAT6 I/O MMC interface data pin.14 MMC3_CLK O MMC clock pin15 HDQ I/O I-wire interface pin16 DMAREQ3 I/O DMA request input pin17 AUX_ADC I ADC on TPS6595018 PWR_CNTRL I Control pin for on/off button to the TPS6595019 GND PWR20 GND PWR

Figure 63 shows the location of P17.

Figure 63. Auxiliary Access Connector

of 165


Revision A2

9.5.5 LCD and Expansion Measurements

Figure 64 provides some of the dimensions that can assist in the location of the LCD headers. It is strongly recommended that the CAD data be used in order to determine their location exact. Table 38 provides the values for each lettered dimension.

Figure 64. Top Mount LCD Adapter

Table 38. Connector Dimensions

Dimension Inches MillimetersA 1.085 27.56B 0.118 2.99C 0.296 7.52D 0.190 4.83

of 165


Revision A2

9.5.6 Mounting Scenarios

This section provides a few possible mounting scenarios for the LCD connectors. It should be noted that the voltage level of these signals are 1.8V. It will require that they be buffered in order to drive other voltage levels.

Figure 65 shows the board being mounted under the BeagleBoard.

Figure 65. Bottom Mount LCD Adapter

of 165

Adapter

LCD Connector

Buffer Logic BeagleBoard


Revision A2

9.6 Audio Connections

Figure 66 is the audio input jack required to connect to the BeagleBoard.

Figure 66. Audio In Plug

Figure 67 is the actual connector used on the BeagleBoard.

Figure 67. Audio In Connector

of 165


Revision A2

9.7 Audio Out

Figure 68 is the audio out jack required to connect to the BeagleBoard.

Figure 68. Audio Out Plug

Figure 69 is the actual connector used on the BeagleBoard.

Figure 69. Audio Out Connector

of 165


Revision A2

9.8 JTAG

Figure 70 is the JTAG connector pin out showing the pin numbering.

Figure 70. JTAG Connector Pinout

Table 39 gives a definition of each of the signals on the JTAG header.

Table 39. JTAG Signals

Pin Signal Description I/O1 JTAG_TMS Test mode select I/O3 JTAG_TDI Test data input I7 JTAG_TDO Test Data Output O9 JTAG_RTCK ARM Clock Emulation O11 JTAG_TCK Test Clock I2 JTAG_nTRST Test reset I13 JTAG_EMU0 Test emulation 0 I/O14 JTAG_EMU1 Test emulation 1 I/O5 VIO Voltage pin PWR

4,8,10,12,14 GND Ground PWR

All of the signals are 1.8V only. The JTAG emulator must support 1.8V signals for use on the BeagleBoard.

of 165


Revision A2

If a 20 pin connector is provided on the JTAG emulator, then a 20 pin to 14 pin adapter must be used. You may also use emulators that are either equipped with a 14 pin connector or are universal in nature.

Figure 71 shows an example of a 14 pin to 20 pin adapter.

Figure 71. JTAG 14 to 20 Pin Adapter

Figure 72 shows how the JTAG cable is to be routed when connected to the BeagleBoard.

Figure 72. JTAG Connector Pinout

of 165

C4


Revision A2

9.9 Battery Installation

9.9.1 Battery

The board was designed to use the MS412FE-FL26E battery from Seiko Instruments. This is a Lithium Rechargeable Battery with a 1mAH capacity. Figure 73 is a picture of the battery. It is also possible that the user may choose to install a higher capacity Lithium battery.

Figure 73. Optional Battery

9.9.2 Battery Installation

THE FOLLOWING STRUCTIONS ASSUME THE USER HAS PREVIOUS EXPERIENCE WITH BATTERIES. BATTERY INSTALLATION IS THE SOLE

RESPONSABILTY OF THE USER. INSTALLATION OF THE BATTERY BY THE USER IS AT THEIR OWN RISK. FAILURE TO FOLLOW THE INSTRUCTIONS

CAN RESULT IN DAMAGE TO THE BOARD. THIS DAMAGE IS NOT COVERED UNDER THE WARRANTY.

of 165


Revision A2

Figure 74. Optional Battery Location

Figure 75. Resistor R65

Following are the steps required to install the battery.

1) Remove all cables from the board.2) Remove R65 from the board as shown on Figure 73.3) Using Figure 66, locate the positive (+) lead of the battery.4) Insert the (+) lead into the hole that is marked (+) on Figure 74.

of 165


Revision A2

10.0 BeagleBoard Accessories

Throughout this manual various items are mentioned as not being provided with the standard BeagleBoard package or as options to extend the features of the BeagleBoard. The concept behind BeagleBoard is that different features and functions can be added to BeagleBoard by bringing your own peripherals. This has several key advantages:

o User can choose which peripherals to add.o User can choose the brand of peripherals based on driver availability and ability

to acquire the particular peripheralo User can add these peripherals at a lower cost than if they were integrated into the

BeagleBoard.

This section covers these accessories and add-ons and provides information on where they may be obtained. Obviously things can change very quickly as it relates to devices that may be available. Please check BeagleBoard.org for an up to date listing of these peripherals.

Inclusion of any products in this section does not guarantee that they will operate with all SW releases. It is up to the user to find the appropriate drivers for each of these products. Information provided here is intended to expose the capabilities of what can be done with the BeagleBoard and how it can be expanded.

Inclusion of any product in this section is not an endorsement of the product by Beagleboard.org, but is provided as a convenience only to the users of the BeagleBoard-xM board.

All pricing information provided is subject to change an din most cases is likely to be lower depending on the products purchased and from where they are purchased.

Covered in this section are the following accessories:

o DC Power Supplieso Serial Ribbon cableo USB Hubso USB Thumb Driveso DVI-D Cableso DVI-D Monitorso SD/MMC Cards

of 165


Revision A2

o USB to Etherneto USB to WiFio USB Bluetootho Expansion Cards

NO CABLES OR POWER SUPPLIES ARE PROVIDED WITH THE BEAGLEBOARD.

10.1 DC Power Supply

Tabletop or wall plug supplies can be used to power BeagleBoard. Table 40 provides the specifications for the BeagleBoard DC supply. Supplies that provide additional current than what is specified can be used if additional current is needed for add on accessories. The amount specified is equal to that supplied by a USB port.

Table 40. DC Power Supply Specifications

Specification Requirement UnitVoltage 5.0 VCurrent 1.5 (minimum) AConnector 2.1mm x 5.5mm Center hot

It is recommended that a supply higher than 1.5A be used if higher current peripherals are expected to be used or if expansion boards are added. The onboard USB hub and Ethernet do consume additional power and if you plan to load the USB Host ports, more power will be required..

Table 41 lists some power supplies that will work with the BeagleBoard.

Table 41. DC Power Supplies

Part # Manufacturer Supplier PriceEPS050100-P6P CUI Digi-Key $7DPS050200UPS-P5P-SZ CUI Digi-Key $16

Figure 76 is a picture of the type of power supply that will be used on the BeagleBoard.

of 165


Revision A2

Figure 76. DC Power Supply

of 165


Revision A2

10.2 DVI Cables

In order to connect the DVI-D interface to a LCD monitor, a HDMI to DVI-D cable is required. Figure 77 is a picture of a HDMI to DVI-D cable.

Figure 77. HDMI to DVI-D Cable

10.3 DVI-D Monitors

There are many monitors that can be used with the BeagleBoard. With the integrated EDID feature, timing data is collected from the monitor to enable the SW to adjust its timings. Table 42 shows a short list of the monitors that have been tested to date on the BeagleBoard at the 1024x768 resolution. Please check on BeagleBoard.org for an up to date listing of the DVI-D monitors as well as information on the availability of drivers.

Table 42. DVI-D Monitors Tested

Manufacturer Part Number StatusDell 2407WFPb Tested

Insignia NS-LCD15 TestedDell 1708FP TestedLG FLATRON W2243T Tested



The digital portion of the DVI-D interface is compatible with HDMI and is electrically the same. A standard HDMI cable may be used to connect to the HDMI input of monitors. Whether or not the Beagle will support those monitors is dependent on the timings that are used on the Beagle and those that are accepted by the monitor. This may require a change in the software running on the Beagle. The audio and encryption features of HDMI are not supported by the Beagle.

of 165


Revision A2

The analog portion of DVI which provides RGB analog type signals is not supported by the Beagle. Buying a DVI to VGA adapter connector will not work on a VGA display. You will need an active DVI-D to VGA adapter.

10.4 microSD Cards

Table 43 is a list of SD/MMC cards that have been tested on BeagleBoard. Please check BeagleBoard.org for an up to date listing of the SD/MMC cards that have been tested as well as information on the availability of drivers if required.

Table 43. SD/MMC Cards Tested

Manufacturer Type Part Number StatusPatriot 4GB Tested

10.5 USB to WiFi

There are several USB to WiFi adapters on the market and Figure 78 shows a few of these devices. These devices can easily add WiFi connectivity to BeagleBoard by using the USB OTG port in the host mode. This will require a special cable to convert the miniAB connector to a Type A or a hub can also be used. These are provided as examples only. Check BeagleBoard.org for information on devices that have drivers available for them.

Figure 78. USB to WiFi

Table 44 provides a list of USB to WiFi adapters that could be used with the BeagleBoard. Inclusion of these items in the table does not guarantee that they will work, but is provided as examples only. Please check BeagleBoard.org for an up to date listing of the USB to WiFi devices as well as information on the availability of drivers.

of 165


Revision A2

Table 44. USB to WiFi Adapters

Product Manufacturer Status4410-00-00AF Zoom Not TestedHWUG1 Hawkins Not TestedTEW-429Uf Trendnet Not Tested

It should be noted that the availability of Linux drivers for various WiFi devices is limited. Before purchasing a particular device, please verify the availability of drivers for that device.

10.6 USB to Bluetooth

There are several USB to Bluetooth adapters on the market and Figure 79 shows a few of these devices. These devices can easily add Bluetooth connectivity to BeagleBoard by using the USB OTG port in the host mode. This will require a special cable to convert the miniAB connector to a Type A or a hub can also be used. These are provided as examples only. Check BeagleBoard.org for information on devices that have drivers available for them and their test status.

Figure 79. USB to Bluetooth

Table 45 provides a list of USB to Bluetooth adapters that could be used with the BeagleBoard. Inclusion of these items in the table does not guarantee that they will work, but is provided as examples only. Please check BeagleBoard.org for an up to date listing of the USB to Bluetooth devices as well as information on the availability of drivers.

of 165


Revision A2

Table 45. USB to Bluetooth Adapters

Product Manufacturer StatusTBW-105UB Trendnet Not TestedABT-200 Airlink Not TestedF8T012-1 Belkin Not Tested

of 165


Revision A2

11.0 Mechanical Information

11.1 BeagleBoard Dimensions

This section provides information on the mechanical aspect of the BeagleBoard. Figure 80 is the dimensions of the BeagleBoard. Despite the change in the overall dimensions of the board, the mounting holes and the replacement of the main expansion and LCD headers are the same as is found on the rev C4 board.

Figure 80. BeagleBoard Dimension Drawing

of 165


Revision A2

11.2 BeagleBoard Expansion Card Design Information

This section provides information on what is required from a mechanical and electrical aspect to create expansion cards for the BeagleBoard that are designed to connect to the Expansion header on the BeagleBoard. Users are free to create their own cards for private or commercial use, but in order to be supported by the Software they must conform to these standards if such support is desired.

11.2.1 Mounting Method

The standard method to provide a daughtercard for the BeagleBoard is for it to be mounted UNDER the Beagle Board as described in Figure 81.

Figure 81. BeagleBoard Bottom Stacked Daughter Card

All BeagleBoard-xM produced will have the connectors pre mounted onto the bottom of the BeagleBoard as described above. The –xM has additional connectors on the back of the board. Figure 82 shows their location.

of 165


Revision A2

Figure 82. BeagleBoard-xM Expansion Headers

of 165


Revision A2

11.2.2 Expansion EEPROM

All expansion cards designed for use with the BeagleBoard are required to have a EEPROM located on the board. This is to allow for the identification of the card by the Software in order to set the pin muxing on the expansion connector to be compatible with the expansion card.

The schematic for the EEPROM is in Figure 83 below.

A 1A 0

A 2

U 8

A T2 4 C 0 1

A 01

A 12

A 23

V S S4

S D A5S C L6W P7V C C8

R2

14

.7K

,5%

,04

02

21

R2

04

.7K

,5%

,04

02 2

1

C 2 8

0 . 1 u f , C E R , 0 4 0 2

R1

9

4.7

K,5

%,0

40

22

1

V I O _ 1 V 8

B B _ I 2 C _ S D AB B _ I 2 C _ S C LB B _ W P

TP 7

TP

V I O _ 1 V 8

Figure 83. BeagleBoard Expansion Board EEPROM Schematic

The EEPROM must be write protected. It is suggested that a testpoint be used to allow for the WP to be disabled during test to allow the required data to be written to the EEPROM. The EEPROM is to be connected to I2C2 as found on the main expansion connector.

The EEPROM that is designated is the AT24C01 or ATC24C01B. The AT24C01 is designated as “Not Recommended for New Design” but can still be used. The AT24C01B is the replacement part and is available in several different packages, all of which can be used.

o TSSOP 8o PDIP 8o UDFN 8o SOIC 8o SOT23 5o dBGA2 8

The contents of the EEPROM are not specified in this document.

of 165


Revision A2

12.0 Board Verification Test Points

There are several test points that may be useful if it becomes necessary to troubleshoot the BeagleBoard-xM board. Figure 84 shows the top side test points.

Figure 84. BeagleBoard Voltage Access Points

Some of these voltages may not be present depending on the state of the TWL4030 as set by the processor. Others may be at different voltage levels depending on the same factor.

of 165


Revision A2

Table 46 provides the ranges of the voltages and the definition of the conditions as applicable.

Table 46. Voltages

Voltage Min Nom Max ConditionsVIO_1V8 1.78 1.8 1.81VDD_SIM 1.78 1.8 1.81VBUS_5V0 4.9 5.0 5.2 From the host PC. May be lower or higher.VOCORE_1V3 1.15 1.2 1.4 Can be set via SW. Voltage levels may vary.VBAT 4.1 4.2 4.3VDAC_1V8 1.78 1.8 1.81VDD_PLL1 1.78 1.8 1.81VDD_PLL2 1.78 1.8 1.81VDD2 1.15 1.2 1.253.3V 3.28 3.3 3.32VMMC1 (3V) 2.9 3.0 3.1 3.0V at power up. Can be set to via SW.VMMC1(1.8V) 1.78 1.8 1.81

of 165


Revision A2

12.1.1 Signal Access Points

Figure 85 shows the access points for various signals on BeagleBoard.

Figure 85. BeagleBoard Signal Access Points

of 165


Revision A2

12.2 Troubleshooting Guide

Table 47 provides a list of possible failure modes and conditions and suggestions on how to diagnose them and ultimate determine whether the HW is operational or not.

Table 47. Troubleshooting

Symptoms Possible Problem Action

JTAG does not connect.

Verify that the Power LED is on.

If off and running over USB, the PC may have shut down the voltage due to excessive current as related to what it is capable of providing. Remove the USB cable and re insert.

If running on a DC supply make sure that voltage is being supplied.

JTAG interface needs to be reset

Reset the BeagleBoard.

UBoot does not start, and no activity on the

RS232 monitor.

Incorrect serial cable configuration.

Verify straight thru cable configuration

If a 60 is displayed over the serial cable, processor is booting. Issue could be the SD/MMC card.

Make sure the SD/MMC card is installed all they way into the connector.Make sure the card is formatted correctly and that the MLO file is the first file written to the SD card.

USB Host Connection Issues via OTG.

Cheap USB Cable. OTG cables are typically not designed for higher current. The expect 100mA max.

Measure the voltage at the card to determine the voltage drop across the cable. If it the level is below 4.35V, the USB power is not guaranteed to work,

of 165


Revision A2

13.0 Known Issues

This section provides information on any known issues with the BeagleBoard HW and the overall status. Table 48 provides a list of the know issues on the BeagleBoard.

Table 48. Known Issues

Affected Revision

Issue Description Workaround Final Fix

A DVI PowerdownDVI power down signal is not operational

None B

A USB Hub resetReset signal to hub is not operational Hub can be powered

off and on to create a reset scenario

No Plan

of 165


Revision A2

14.0 PCB Component LocationsFigures 86 and Figure 87 contain the bottom and top side component locations of the BeagleBoard.

Figure 86. BeagleBoard Top Side Components

of 165


Revision A2

Figure 87. BeagleBoard Bottom Side Components

of 165


Revision A2

15.0 Schematics

The following pages contain the PDF schematics for the BeagleBoard. This manual will be periodically updated, but for the latest documentation be sure and check BeagleBoard.org for the latest schematics.

OrCAD source files are provided for BeagleBoard on BeagleBoard.org at the following link.

http://beagleboard.org/hardware/design

These design materials are *NOT SUPPORTED* and DO NOT constitute a reference design. Only “community” support is allowed via resources at BeagleBoard.org/discuss. THERE IS NO WARRANTY FOR THE DESIGN MATERIALS, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN MATERIALS “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN MATERIALS IS WITH YOU. SHOULD THE DESIGN MATERIALS PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.We mean it, these design materials may be totally unsuitable for any purposes.

of 165




Revision A2

of 165


Revision A2

16.0 Bills of Material

The Bill of Material for the Beagle Board is provided at BeagleBoard.org at the following location:


These design materials are *NOT SUPPORTED* and DO NOT constitute a reference design. Only “community” support is allowed via resources at BeagleBoard.org/discuss. THERE IS NO WARRANTY FOR THE DESIGN MATERIALS, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN MATERIALS “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN MATERIALS IS WITH YOU. SHOULD THE DESIGN MATERIALS PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.We mean it; these design materials may be totally unsuitable for any purposes.

of 165




Revision A2

17.0 PCB Information

The following pages contain the PDF PCB layers for the BeagleBoard. Gerber files and Allegro source files are available on BeagleBoard.org at the following address.


These design materials are *NOT SUPPORTED* and DO NOT constitute a reference design. Only “community” support is allowed via resources at BeagleBoard.org/discuss. THERE IS NO WARRANTY FOR THE DESIGN MATERIALS, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN MATERIALS “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN MATERIALS IS WITH YOU. SHOULD THE DESIGN MATERIALS PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.We mean it; these design materials may be totally unsuitable for any purposes.

of 165



Beagle_SRM_XM_A2_01

Documents

Transcript of Beagle_SRM_XM_A2_01