April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan -...

22
April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics

Transcript of April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan -...

Page 1: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 1

20nm/14nm process technologies for FPGAsBenefits and Challenges

Avner Uzan - Eastronics

Page 2: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 3

Semiconductor Industry Moving to FinFET

Page 3: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 4

The Invention of the Transistor – Electronics Era Begins

In 1947, Bardeen, Brattain, and Shockley invented the first (bipolar) transistor – awarded the 1956 Nobel Prize in Physics

Page 4: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 5

~10 Years later – The Modern MOSFET is BornD.

Kah

ngM

. Ata

lla For the next 50+ years the 2D structure of the MOSFET transistor remains unchanged

Page 5: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 6

1991 :The First 3D “FinFET” transistor

DELTA = DEpleted Lean-channel TrAnsistor

D. Hisamoto

Page 6: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 7

1999 :The Term for the 3D Transistor “FinFET” is Coined

Page 8: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 10

3D Transistor (Tri-Gate and FinFET) Structure

SOURCE: Mark Bohr, Intel Developer’s Forum 6 Sept 2011

Page 9: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 11

Allows smaller junction sizes

3D Transistor (Tri-Gate and FinFET) Advantage Summary

Intel’s 14 nmTri-Gate

Technology

Higher Effective Channel Width

Lower Leakage Current

And 2nd Generation Technology

> 2X Core Performance

Improved SEU Resistance

> 50% Power Reduction

Higher Densities

Technology Leadership

Page 10: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 12

Heterogeneous Computing, a major market trend

Page 11: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 13

Heterogonous Computing

• Heterogeneous computing refers to systems that use more than one kind of processor

• These are multi-core systems that gain performance not just by adding cores, but also by incorporating specialized processing capabilities to handle particular tasks

Page 12: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 14

Heterogonous Computing

Page 13: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 15

Heterogeneous Computing Is A Major Industry Trend

Page 14: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 16

Heterogeneous Computing Is A Major Industry Trend

16

“Heterogeneous computing will drive big changes in

the markets for all discrete processing technologies ”.

October 2013

Page 15: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 17

ALTERA’s “Generation 10” FPGAs

FPGAs and SoCs

Page 17: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 19

Reinventing the Midrange TSMC 20 nm planar process 15% faster than current high end family 40% power savings versus current midrange 50% processor system improvement

Delivering Unimaginable Performance Intel 14 nm Tri-Gate process 2x increase in performance 70% power savings 3rd-generation processor system

Breakthrough Advantages

Page 18: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 20

Heterogeneous Computing with SoC Technology

+

ALTERA® SDKFOR

OPENCL

CPU Subsystem

Page 19: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 21

Altera SoC Product Portfolio

• 28nm TSMC• 925 MHz Dual ARM CortexTM-

A9 MPCoreTM • 5G Transceivers• 400 MHz DDR3• 25 to 110 KLE• Up to 224 Multipliers

(18x19)

• 28nm TSMC• 1.05 GHz Dual ARM CortexTM-

A9 MPCoreTM • 10G Transceivers• 533 MHz DDR3• Up to 462 KLE• Up to 2136 Multipliers

(18x19)

• 20nm TSMC• 1.5 GHz Dual ARM CortexTM-

A9 MPCoreTM • 17G Transceivers• 1333 MHz DDR4• Up to 660 KLE• Up to 3356 Multipliers

(18x19)

• 14nm Intel Tri-Gate• 64-bit Quad ARM A53 MP

CoreTM

• Optimized for Max Performance per Watt

• Over 4000 KLE

LOW END SoCs)Lowest Power, Form Factor & Cost(

HIGH END SoCs)Highest Performance & System Bandwidth(

MID RANGE SoCs)High Performance with Low Power, Form Factor & Cost(

LOW

PO

WER

HIG

H P

ER

FO

RM

AN

CE

DEVICE AVAILABILITYAvailability of SoC devices across product portfolio…

Page 20: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 22

ARM Cortex™-A53 on Intel 14 nm Tri-Gate Process

High Performance + Power Efficiency• >6x throughput improvement• Highest power efficiency

of any 64-bit processor• Wide portfolio reusability• Software compatibility

with previous generation(32-bit mode)

• Cortex-A53 target markets overlap with Stratix 10 SoCs

(communications infrastructure, enterprise, datacenter)

Page 21: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 23

Altera’s Heterogeneous Computing Tools Foundation

Industry’s OnlyFPGA-Adaptive

Debug

Industry’s Only FPGA OpenCL

Solution™

Altera® SDKfor

OpenCL

The Open Standard forParallel Programming ofHeterogeneous Systems

•Generates hardware from OpenCL software; unlocks resources forsoftware designers

•Mature solution, intensive testing, achieved conformance with OpenCL Khronos standard

Industry Standard Tools forDebug and Application Development of ARM Processors Enables whole chip heterogeneous

debugand visualization

ARM-Altera strategic partnership for ARMDS-5® Altera Editiontool

“Because FPGAs enable parallel processing, they are critical for specialized server workloads that demand real-time performance. We are pleased that our clients are now able to take full advantage of this technology on power systems using Altera's SDK for OpenCL."--Robert L. Swann, vice president, IBM Power Systems

Page 22: April 30, 2014 1 20nm/14nm process technologies for FPGAs Benefits and Challenges Avner Uzan - Eastronics.

April 30, 2014 24

Thank you