8251 -USART Serial I/O - Programmable Communication Interface.
04- OKI 8251 (USART)
description
Transcript of 04- OKI 8251 (USART)
-
1/26
Semiconductor MSM82C51A-2RS/GS/JS
GENERAL DESCRIPTION
The MSM82C51A-2 is a USART (Universal Synchronous Asynchronous Receiver Transmitter)for serial data communication.As a peripheral device of a microcomputer system, the MSM82C51A-2 receives parallel datafrom the CPU and transmits serial data after conversion. This device also receives serial datafrom the outside and transmits parallel data to the CPU after conversion.The MSM82C51A-2 configures a fully static circuit using silicon gate CMOS technology.Therefore, it operates on extremely low power at 100 mA (max) of standby current bysuspending all operations.
FEATURES
Wide power supply voltage range from 3 V to 6 V Wide temperature range from 40C to 85C Synchronous communication upto 64 Kbaud Asynchronous communication upto 38.4 Kbaud Transmitting/receiving operations under double buffered configuration. Error detection (parity, overrun and framing) 28-pin Plastic DIP (DIP28-P-600-2.54): (Product name: MSM82C51A-2RS) 28-pin Plastic QFJ (QFJ28-P-S450-1.27): (Product name: MSM82C51A-2JS) 32-pin Plastic SSOP(SSOP32-P-430-1.00-K): (Product name: MSM82C51A-2GS-K)
SemiconductorMSM82C51A-2RS/GS/JSUNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER
E2O0017-27-X2
This version: Jan. 1998Previous version: Aug. 1996
This product is not available in Asia and Oceania.
-
2/26
Semiconductor MSM82C51A-2RS/GS/JS
FUNCTIONAL BLOCK DIAGRAM
TXDD7 - D0
RESETCLK C/DRDWRCS
DSRDTRCTSRTS
Read/WriteControlLogic
ModemControl
TransmitBuffer(P - S)
TransmitControl
RecieveBuffer(S - P)
RecieveControl
TXRDYTXETXC
RXD
RXRDYRXCSYNDET/BD
Data BusBuffer
Inte
rnal
Bus
Lin
e
-
3/26
Semiconductor MSM82C51A-2RS/GS/JS
PIN CONFIGURATION (TOP VIEW)
D1
D0
VCC
RXC
DTR
RTS
DSR
RESET
CLK
TXD
TXEMPTY
CTS
SYNDET/BD
TXRDY
1
2
3
4
5
6
7
8
9
10
11
12
28
27
26
25
24
23
22
21
20
19
18
17
13
14
16
15
28 pin Plastic DIP
D7
D6
D5
GND
RXD
D4
D3
D2
WR
CS
C/D
RD
RXRDY
TXC
32 pin Plastic SSOP
16
15
14
13
NC
D7
D6
D5
GND
RXD
D4
D3
D2 D1
D0
WR
CS
NC
C/D
RD
RXRDY
VCC
RXC
TXC
NC
DTR
RTS
DSR
RESET
CLK
TXD
TXEMPTY
NC
CTS
SYNDET/BD
TXRDY
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
29
30
31
32
28
27
26
25
17
25
24
23
22
21
20
19
RXC
DTR
RTS
DSR
RESET
CLK
TXD
D4
D5
D6
D7
TXC
WR
CS
12 13 14 15 16 17 18
C/D RD
RXR
DY
TXR
DY
SYN
DET
/BD
CTS
TXEM
PTY
4 3 2 1 28 27 26
GN
D
RXD
D3
D2
D1 D0
5
6
7
8
9
10
11
V CC
28 pin Plastic QFJ
-
4/26
Semiconductor MSM82C51A-2RS/GS/JS
FUNCTION
Outline
The MSM82C51A-2's functional configuration is programed by software.Operation between the MSM82C51A-2 and a CPU is executed by program control. Table 1shows the operation between a CPU and the device.
0
00
Data Bus 3-State
1 Data Bus 3-State
CS
11
C/D
Status fi CPUControl Word CPU
1
10
0 Data CPU
0 Data fi CPU0
0
0
1
WR
1
01
1
0
RD
Table 1 Operation between MSM82C51A and CPU
It is necessary to execute a function-setting sequence after resetting the MSM82C51A-2. Fig. 1shows the function-setting sequence.If the function was set, the device is ready to receive a command, thus enabling the transfer ofdata by setting a necessary command, reading a status and reading/writing data.
Asynchronous
External Reset
Internal Reset
Write Mode Instruction
Write First Sync Charactor
yes
no
SingleSync Mode
Write Second SyncCharactor
yes
no
End of Mode Setting
Fig. 1 Function-setting Sequence (Mode Instruction Sequence)
-
5/26
Semiconductor MSM82C51A-2RS/GS/JS
Control Words
There are two types of control word.1. Mode instruction (setting of function)2. Command (setting of operation)
1) Mode InstructionMode instruction is used for setting the function of the MSM82C51A-2. Mode instructionwill be in wait for write at either internal reset or external reset. That is, the writing of acontrol word after resetting will be recognized as a mode instruction.Items set by mode instruction are as follows:
Synchronous/asynchronous mode Stop bit length (asynchronous mode) Character length Parity bit Baud rate factor (asynchronous mode) Internal/external synchronization (synchronous mode) Number of synchronous characters (Synchronous mode)
The bit configuration of mode instruction is shown in Figures 2 and 3. In the case ofsynchronous mode, it is necessary to write one-or two byte sync characters.If sync characters were written, a function will be set because the writing of sync charactersconstitutes part of mode instruction.
S1 S1 EP PEN L2 L1 B2 B1
D7 D6 D5 D4 D3 D2 D1 D0
0 1 0 1
0 0 1 1Refer toFig. 3SYNC
1 16 64
Baud Rate Factor
0 1 0
0 0 1
5 bits 6 bits 7 bits
Charactor Length
1
1
8 bits
0 1 0 1
0 0 1 1
DisableOdd
Parity DisableEvenParity
Parity Check
0 1 0
0 0 1
Inhabit 1 bit 1.5 bits
Stop bit Length
1
1
2 bits
Fig. 2 Bit Configuration of Mode Instruction (Asynchronous)
-
6/26
Semiconductor MSM82C51A-2RS/GS/JS
D7 D6 D5 D4 D3 D2 D1 D0
SCS ESD EP PEN L2 L1 0 0
Charactor Length
0 1 0
0 0 1
5 bits 6 bits 7 bits
1
1
8 bits
0 1 0 1
0 0 1 1
DisableOdd
Parity DisableEvenParity
Parity
0 1
InternalSynchronization
ExternalSynchronization
Synchronous Mode
0 1
2 Charactors 1 Charactor
Number of Synchronous Charactors
Fig. 3 Bit Configuration of Mode Instruction (Synchronous)
-
7/26
Semiconductor MSM82C51A-2RS/GS/JS
2) Command
Command is used for setting the operation of the MSM82C51A-2.It is possible to write a command whenever necessary after writing a mode instruction andsync characters.Items to be set by command are as follows:
Transmit Enable/Disable Receive Enable/Disable DTR, RTS Output of data. Resetting of error flag. Sending to break characters Internal resetting Hunt mode (synchronous mode)
The bit configuration of a command is shown in Fig. 4.
EH
D7
IR
D6
RTS
D5
ER
D4
SBRK
D3
RXE
D2
DTR
D1
TXEN
D0
1Transmit Enable
0Disable
DTR1 fi DTR = 00 fi DTR = 1
1Recieve Enable
0Disable
1Sent Break Charactor
0Normal Operation
1Reset Error Flag
0Normal Operation
RTS1 fi RTS = 00 fi RTS = 1
1Internal Reset
0Normal Operation
1Hunt Mode (Note)
0Normal Operation
Note: Seach mode for synchronouscharactors in synchronous mode.
Fig. 4 Bit Configuration of Command
-
8/26
Semiconductor MSM82C51A-2RS/GS/JS
Status Word
It is possible to see the internal status of MSM82C51A-2 by reading a status word.The bit configuration of status word is shown in Fig. 5.
Same as terminal.Refer to "Explanation" of Terminals.
DSR
D7SYNDET
/BD
D6
FE
D5
OE
D4
PE
D3
TXEMPTY
D2
RXRDY
D1
TXRDY
D0
Parity Different from TXRDY Terminal.Refer to "Explanation" of TXRDY Terminals.
1Parity Error
1Overrun Error
1Framing Error
Note:
Shows Terminal DSR1DSR = 00DSR = 1
Only asynchronous mode.Stop bit cannot be detected.
Fig. 5 Bit Configuration of Status Word
Standby Status
It is possible to put the MSM82C51A-2 in standby statusWhen the following conditions have been satisfied the MSM82C51A-2 is in standby status.
(1) CS terminal is fixed at Vcc level.(2) Input pins other CS , D0 to D7, RD, WR and C/D are fixed at Vcc or GND level (including
SYNDET in external synchronous mode).
Note: When all output currents are 0, ICCS specification is applied.
-
9/26
Semiconductor MSM82C51A-2RS/GS/JS
Pin Description
D0 to D7 (l/O terminal)This is bidirectional data bus which receive control words and transmits data from the CPU andsends status words and received data to CPU.
RESET (Input terminal)A High on this input forces the MSM82C51A-2 into reset status.The device waits for the writing of mode instruction.The min. reset width is six clock inputs during the operating status of CLK.
CLK (Input terminal)CLK signal is used to generate internal device timing.CLK signal is independent of RXC or TXC.However, the frequency of CLK must be greater than 30 times the RXC and TXC at Synchronousmode and Asynchronous x1 mode, and must be greater than 5 times at Asynchronous x16and x64 mode.
WR (Input terminal)This is the active low input terminal which receives a signal for writing transmit data andcontrol words from the CPU into the MSM82C51A-2.
RD (Input terminal)This is the active low input terminal which receives a signal for reading receive data andstatus words from the MSM82C51A-2.
C/D (Input terminal)This is an input terminal which receives a signal for selecting data or command words and statuswords when the MSM82C51A-2 is accessed by the CPU.If C/D = low, data will be accessed.If C/D = high, command word or status word will be accessed.
CS (Input terminal)This is the active low input terminal which selects the MSM82C51A-2 at low level when theCPU accesses.
Note: The device wont be in standby status; only setting CS = High.Refer to Explanation of Standby Status.
TXD (output terminal)This is an output terminal for transmitting data from which serial-converted data is sent out.The device is in mark status (high level) after resetting or during a status when transmit isdisabled. It is also possible to set the device in break status (low level) by a command.
-
10/26
Semiconductor MSM82C51A-2RS/GS/JS
TXRDY (output terminal)This is an output terminal which indicates that the MSM82C51A-2 is ready to accept atransmitted data character. But the terminal is always at low level if CTS = high or the devicewas set in TX disable status by a command.
Note: TXRDY status word indicates that transmit data character is receivable,regardless
of CTS or command.If the CPU writes a data character, TXRDY will be reset by the leading edge or WR
signal.
TXEMPTY (Output terminal)This is an output terminal which indicates that the MSM82C51A-2 has transmitted all thecharacters and had no data character.In synchronous mode, the terminal is at high level, if transmit data characters are no longerremaining and sync characters are automatically transmitted. If the CPU writes a datacharacter, TXEMPTY will be reset by the leading edge of WR signal.
Note : As the transmitter is disabled by setting CTS High or command, data writtenbefore disable will be sent out. Then TXD and TXEMPTY will be High.Even if a data is written after disable, that data is not sent out and TXE will be
High.After the transmitter is enabled, it sent out. (Refer to Timing Chart ofTransmitter Control and Flag Timing)
TXC (Input terminal)This is a clock input signal which determines the transfer speed of transmitted data.In synchronous mode, the baud rate will be the same as the frequency of TXC.In asynchronous mode, it is possible to select the baud rate factor by mode instruction.It can be 1, 1/16 or 1/64 the TXC.The falling edge of TXC sifts the serial data out of the MSM82C51A-2.
RXD (input terminal)This is a terminal which receives serial data.
RXRDY (Output terminal)This is a terminal which indicates that the MSM82C51A-2 contains a character that is ready toREAD.If the CPU reads a data character, RXRDY will be reset by the leading edge of RD signal.Unless the CPU reads a data character before the next one is received completely, the precedingdata will be lost. In such a case, an overrun error flag status word will be set.
RXC (Input terminal)This is a clock input signal which determines the transfer speed of received data.In synchronous mode, the baud rate is the same as the frequency of RXC.In asynchronous mode, it is possible to select the baud rate factor by mode instruction.It can be 1, 1/16, 1/64 the RXC.
-
11/26
Semiconductor MSM82C51A-2RS/GS/JS
SYNDET/BD (Input or output terminal)This is a terminal whose function changes according to mode.In internal synchronous mode. this terminal is at high level, if sync characters are received andsynchronized. If a status word is read, the terminal will be reset.In external synchronous mode, this is an input terminal.A High on this input forces the MSM82C51A-2 to start receiving data characters.In asynchronous mode, this is an output terminal which generates high leveloutput uponthe detection of a break character if receiver data contains a low-level space between thestop bits of two continuous characters. The terminal will be reset, if RXD is at high level.After Reset is active, the terminal will be output at low level.
DSR (Input terminal)This is an input port for MODEM interface. The input status of the terminal can be recognizedby the CPU reading status words.
DTR (Output terminal)This is an output port for MODEM interface. It is possible to set the status of DTR by a command.
CTS (Input terminal)This is an input terminal for MODEM interface which is used for controlling a transmit circuit.The terminal controls data transmission if the device is set in TX Enable status by a command.Data is transmitable if the terminal is at low level.
RTS (Output terminal)This is an output port for MODEM interface. It is possible to set the status RTS by a command.
-
12/26
Semiconductor MSM82C51A-2RS/GS/JS
ABSOLUTE MAXIMUM RATING
55 to +150
MSM82C51A-2RS
Power Supply Voltage VCC 0.5 to +7 V
Input Voltage VIN 0.5 to VCC +0.5 V
Output Voltage VOUT 0.5 to VCC +0.5 V
Storage Temperature TSTG C
Power Dissipation PD 0.7 W
Parameter UnitSymbol
With respectto GND
Ta = 25C
ConditionsRating
MSM82C51A-2GS MSM82C51A-2JS
0.90.9
OPERATING RANGE
Range
Power Supply Voltage VCC 3 - 6 V
Operating Temperature Top 40 to 85 C
Parameter UnitSymbol
RECOMMENDED OPERATING CONDITIONS
DC CHARACTERISTICS
Typ. Max."L" Output Voltage VOL 0.45 V
"H" Output Voltage VOH V
Parameter UnitSymbol Min.
3.7
IOL = 2.5 mA
IOH = 2.5 mA
Measurement Conditions
Input Leak Current ILI 10 mAOutput Leak Current ILO 10 mA
10
10
0 VIN VCC0 VOUT VCC
Operating SupplyCurrent
5 mAAsynchronous X64 during Transmitting/Receiving
Standby SupplyCurrent
100 mA
ICCO
ICCSAll Input voltage shall be fixed at VCC or GND level.
(VCC = 4.5 to 5.5 V Ta = 40C to +85C)
Typ.
Power Supply Voltage VCC 5 V
Top +25
"L" Input Voltage VIL
"H" Input Voltage VIH
Min.
4.5
40
0.3
2.2
Max.
5.5
+85
+0.8
VCC +0.3
Parameter UnitSymbol
C
V
V
Operating Temperature
-
13/26
Semiconductor MSM82C51A-2RS/GS/JS
AC CHARACTERISTICS
CPU Bus Interface Part
Max.Address Stable before RD tAR ns
Parameter UnitSymbol Min.20 Note 2
Remarks
Address Hold Time for RD tRA nsRD Pulse Width tRR ns
20
130
Note 2
Data Delay from RD tRD 100 ns RD to Data Float tDF 75 ns10 Recovery Time between RD tRVR tCYAddress Stable before WR tAW ns
6
20
Note 5
Note 2
Address Hold Time for WR tWA ns20 Note 2WR Pulse Width tWW ns100 Data Set-up Time for WR tDW nsData Hold Time for WR tWD ns
100
0
Recovery Time between WR tRVW tCY6 Note 4RESET Pulse Width tRESW tCY6
(VCC = 4.5 to 5.5 V, Ta = 40 to 85C)
-
14/26
Semiconductor MSM82C51A-2RS/GS/JS
Serial Interface Part
Notes: 1. AC characteristics are measured at 150 pF capacity load as an output load based on 0.8 V atlow level and 2.2 V at high level for output and 1.5 V for input.
2. Addresses are CS and C/D.3. fTX or fRX 1/(30 Tcy) 1 Baud
fTX or fRX 1/(5 Tcy) 16, 64 Baud4. This recovery time is mode Initialization only. Recovery time between command writes for
Asynchronous Mode is 8 tCY and for Synchronous Mode is 18 tCY.Write Data is allowed only when TXRDY = 1.
5. This recovery time is Status read only.Read Data is allowed only when RXRDY = 1.
6. Status update can have a maximum delay of 28 clock periods from event affecting the status.
Max.Main Clock Period tCY ns
Parameter UnitSymbol Min.160 Note 3
Remarks
Clock Low Tme tf ns
Clock High Time tf tCY 50 ns
50
70
Clock Rise/Fall Time tr, tf 20 ns TXD Delay from Falling Edge of TXC tDTX 1 mS
Transmitter Clock Frequency fTX 64 kHz
fTX 615 kHz
DC
DC Note 3
fTX 615 kHzDC
1 Baud16 Baud64 Baud
Transmitter Clock Low Time tTPW tCY1 Baud tTPW tCY
Transmitter Clock High Time tTPD
13
2
15 tCY
16 , 64 Baud1 Baud
tTPD tCY316 , 64 Baud
Receiver Clock Frequency
fRX 64DC kHz1 BaudfRX 615 kHz
fRX 615 kHz
DC
DC
16 Baud64 Baud
Note 3
Receiver Clock Low Time tRPW tCY13 tRPW tCY2
1 Baud16 , 64 Baud
Receiver Clock High Time tRPD tCYtRPD tCY
15
3
1 Baud16 , 64 Baud
Time from the Center of Last Bit to the Rise of TXRDY tTXRDY 8 tCY
Time from the Leading Edge of WR to the Fall of TXRDY tTXRDY CLEAR 400 ns
Time From the Center of Last Bit to the Rise of RXRDY tRXRDY 26 tCY Time from the Leading Edge of RD to the Fallof RXRDY tRXRDY CLEAR 400 ns
Internal SYNDET Delay Time from Rising Edge of RXC tIS 26 tCY
MODEM Control Signal Delay Time from Rising Edge of WR tWC tCY8
MODEM Control Signal Setup Time for Falling Edge of RD tCR tCY20
RXD Setup Time for Rising Edge of RXC (1X Baud) tRXDS tCY11 RXD Hold Time for Falling Edge of RXC (1X Baud) tRXDH tCY17
SYNDET Setup Time for RXC tES tCY18 TXE Delay Time from the Center of Last Bit tTXEMPTY tCY20
(VCC = 4.5 to 5.5 V, Ta = 40 to 85C)
-
15/26
Semiconductor MSM82C51A-2RS/GS/JS
TIMING CHART
Sytem Clock Input
tf trtf tf tCY
CLK
Receiver Clock and Data
Transmitter Clock and Data
tTPWTXC (1 MODE)
tTPD
tDTX tDTXTXC (16 MODE)
TXD
RXC (1 Mode)tRPW
RXC (16 Mode)
RXD
INT SamplingPulse
(RXBAUD Counter starts here)Start bit
8RXC Periods(16Mode) 16 RXC Periods (16 Mode)
Data bit Data bittRPD
3tCY 3tCY
tf
-
16/26
Semiconductor MSM82C51A-2RS/GS/JS
Read Control or Input Port Cycle (CPU USART)
Write Control or Output Port Cycle (CPU fi USART)
Read Data Cycle (CPU USART)
tRRtRD tDF
Data Out Active
tAR tRA
tAR tRA
tRXRDY Clear
Data Float Data Float
RD
DATA OUT (D. B.)
RXRDY
CS
C/D
Write Data Cycle (CPU fi USART)
tTXRDY Clear
tDWtWD
tAW tWA
tAW tWA
Data StableDon't Care Don't Care
WR
DATA IN (D. B.)
TXRDY
CS
C/D
tWW
tCR tRR
tRD
tAR tRA
tAR tRA
tDFData FloatData Out ActiveData Float
DSR. CTS
DATA OUT(D. B.)
RD
C/D
CS
DTR. RTS
DATA IN(D. B.)
WR
C/D
CS
tWWtWC
tAW tWA
tAW tWA
Data StableDon't Care Don't Care
tWDtDW
-
17/26
Semiconductor MSM82C51A-2RS/GS/JS
Transmitter Control and Flag Timing (ASYNC Mode)
DATA CHAR 1 DATA CHAR 2 DATA CHAR 3 DATA CHAR 4
STAR
T BI
T
STO
P BI
T
Wr TxEn Wr SBRK
tTXEMPTY
tTXRDY
CTS
TXEMPTY
TXRDY(STATUS BIT)
TXRDY(PIN)
C/D
WR
TXD 0 1 2 3 4 5 6
Wr DATA 1 Wr DATA 2 Wr DATA 3 Wr DATA 4
Note: The wave-form chart is based on the case of 7-bit data length + parity bit + 2 stop bit.
Transmitter Control and Flag Timing (SYNC Mode)
Receiver Control and Flag Timing (ASYNC Mode)
Data CHAR 1 Data CHAR 2 Data CHAR 3Break
Dat
a Bi
tSt
art B
itSt
op B
itPa
rity
Bit
RxEn Err Res
RxEn
tRXRDYDATACHAR2Lost
Wr RxEn
BREAK DETECTFRAMING ERROR
(Status Bit)OVERRUN ERROR
(Status Bit)RXRDY
C/D
WR
RD
RXDATA
Wr Error
Rd Data
Note: The wave-form chart is based on the case of 7 data bit length + parity bit + 2 stop bit.
0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1
DataCHAR1
DataCHAR2
SYNCCHAR1 SYNC CHAR2
SYNCCHAR3
DataCHAR4
MarkingState
SpacingState
MarkingState
DataCHAR5
SYNCCHAR ETC
PARPARPARPARPARPARPARPAR
Wr CommondSBRK
Wr DataCHAR5
CTS
TXEMPTY
TXRDY(StatusBit)
TXRDY (Pin)
C/D
WR
TXD
Wr DataCHAR1
Marking State
Wr DataCHAR2
Wr DataCHAR3
Wr DataCHAR4
Note: The wave-form chart is based on the case of 5 data bit length + parity bit and 2 synchronous charactors.
-
18/26
Semiconductor MSM82C51A-2RS/GS/JS
Receiver Control and Flag Timing (SYNC Mode)
x x x x x x 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 0 1 2 3 4 x x x x x x x 0 1 2 3 4 0 1 x 3 4
SYNDET(Pin) (Note 1)
SYNDET (SB)
OVERRUNERROR (SB)
RXRDY (PIN)
C/D
WR
RD
RXD
RXC
Don'tCare
SYNCCHAR 1
SYNCCHAR 2
DataCHAR 1
DataCHAR 2
DataCHAR 3
SYNCCHAR 1
SYNCCHAR 2 Don't Care
DataCHAR 1
DataCHAR 2 ETC
CHAR ASSY Begins
Exit Hunt ModeSet SYNDET
Exit Hunt ModeSet SYNDET (Status bit)
Set SYNDET (Status bit)
CHAR ASSYBegins
Wr EHRxEn
Rd DataCHAR 1
Rd Status Wr Err Res
Rd DataCHAR 3
Rd SYNCCHAR 1
Rd StatusWr EHo
Rd Status
Data CHAR2Lost
tIS tES
(Note 2)
Note:
PAR PAR PAR PAR PAR PAR PAR PAR PAR PAR
1. Internal Synchronization is based on the case of 5 data bit length + parity bit and 2 synchronous charactor.2. External Synchronization is based on the case of 5 data bit length + parity bit.
Note: 1. Half-bit processing for the start bitWhen the MSM82C51A-2 is used in the asynchronous mode, some problems arecaused in the processing for the start bit whose length is smaller than the 1-data bitlength. (See Fig. 1.)
2. Parity flag after a break signal is received (See Fig. 2.)When the MSM82C51A-2 is used in the asynchrous mode, a parity flag may be setwhen the next normal data is read after a break signal is received.A parity flag is set when the rising edge of the break signal (end of the break signal)is changed between the final data bit and the parity bit, through a RXRDY signal maynot be outputted.If this occurs, the parity flag is left set when the next normal dats is received, and thereceived data seems to be a parity error.
Smaller than 7-Receiver Clock Length 16Start bit Length Mode Operation
The short start bit is ignored. (Normal)
Smaller than 31-Receiver Clock Length 648-Receiver Clock Length 16
The short start bit is ignored. (Normal)
Data cannot be received correctly due to a malfunction.
32-Receiver Clock Length 64 Data cannot be received correctly due to a malfunction.9 to 16-Receiver Clock Length 16 The bit is regarded as a start bit. (normal)33 to 64-Receiver Clock Length 64 The bit is regarded as a start bit. (normal)
-
19/26
Semiconductor MSM82C51A-2RS/GS/JS
Half-bit Processing Timing Chart for the Start bit (Fig. 1)
ST D0 D1 D2 D3 D4 D5 D6 D7 P SP ST D0 D1 D2 D3 D4 D5 D6 D7 P SPRXD
RXRDY
STST D0 D1 D2 D3 D4 D5 D6 D7 P SPRXD
RXRDY
A RXRDY signal is outputted during datareception due to a malfunction.
STST D0 D1 D2 D3 D4 D5 D6 D7 P SPRXD
RXRDY
ST:SP:P:D0 - D7:
Start bitStop bitParity bitData bits
STST D0 D1 D2 D3 D4 D5 D6 D7 P SPRXD
RXRDY
Normal Operation
The Start bit Is Shorter Than a 1/2 Data bit
The Start bit Is a 1/2 Data bit (A problem of MSM82C51A-2)
The Start bit Is Longer Than a 1/2 Data bit
-
20/26
Semiconductor MSM82C51A-2RS/GS/JS
Break Signal Reception Timing and Parity Flag (Fig. 2)
ST D0 D7 P SP ST D0 D7 P SP ST D0 D1 D2 D3 D4 D5 D6 D7 PBIT POS.
RXD
RXRDY
A parity flag is set, but, no RXRDYsignalis outputted.
SP
ST D0 D7 P SP ST D0 D7 P SP ST D0 D1 D2 D3 D4 D5 D6 D7 PBIT POS.
RXD
RXRDY
No parity flag is set. and no RXRDY signalis outputted.
ST D0 D7 P SP ST D0 D7 P SP ST D0 D1 D2 D3 D4 D5 D6 D7 PBIT POS.
RXD
RXRDY
A parity flag is set. and a RXRDY signalis outputted.
SP
Normal Operation
Bug Timing
Normal Operation
SP
-
21/26
Semiconductor MSM82C51A-2RS/GS/JS
NOTICE ON REPLACING LOW-SPEED DEVICES WITH HIGH-SPEED DEVICES
The conventional low speed devices are replaced by high-speed devices as shown below.When you want to replace your low speed devices with high-speed devices, read the replacementnotice given on the next pages.
High-speed device (New) Low-speed device (Old) Remarks
M80C85AH M80C85A/M80C85A-2 8bit MPUM80C86A-10 M80C86A/M80C86A-2 16bit MPU
M80C88A-10 M80C88A/M80C88A-2 8bit MPU
M82C84A-2 M82C84A/M82C84A-5 Clock generator
M81C55-5 M81C55 RAM.I/O, timerM82C37B-5 M82C37A/M82C37A-5 DMA controller
M82C51A-2 M82C51A USART
M82C53-2 M82C53-5 TimerM82C55A-2 M82C55A-5 PPI
-
22/26
Semiconductor MSM82C51A-2RS/GS/JS
Differences between MSM82C51A and MSM82C51A-2
1) Manufacturing ProcessThese devices use a 3 m Si-Gate CMOS process technology and have the same chip size.
2) FunctionThese devices have the same logics except for changes in AC characteristics listed in (3-2).
3) Electrical Characteristics3-1) DC Characteristics
Although the output voltage characteristics of these devices are identical, but the measurementconditions of the MSM82C51A-2 are more restricted than the MSM82C51A.
3-2) AC Characteristics
As shown above, the MSM82C51A-2 satisfies the characteristics of the MSM82C51A.
Parameter Symbol MSM82C51A MSM82C51A-2
RD Pulse Width 250 ns minimum 130 ns minimumtRR
RD Rising to Data Difinition 200 ns maximum 100 ns maximumtRD
RD Rising to Data Float 100 ns maximum 75 ns minimumtRF
WR Pulse Width 250 ns minimum 100 ns minimumtWW
Data Setup Time for WR Rising 150 ns minimum 100 ns minimumtDW
Data Hold Time for WR Rising 20 ns minimum 0 ns minimumtWD
Master Clock Period 250 ns minimum 160 ns minimumtCY
Clock Low Time 90 ns minimum 50 ns minimum
Clock High Time120 ns minimum
tCY-90 ns maximum70 ns minimum
tCY-50 ns maximumtf
tf
Parameter Symbol MSM82C51A MSM82C51A-2
VOL measurement conditions +2.0 mA +2.5 mA
VOH measurement conditions -400 mA -2.5 mA
IOL
IOH
-
23/26
Semiconductor MSM82C51A-2RS/GS/JS
(Unit : mm)
PACKAGE DIMENSIONS
Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, whichare very susceptible to heat in reflow mounting and humidity absorbed in storage.Therefore, before you perform reflow mounting, contact Okis responsible sales person for theproduct name, package name, pin number, package code and desired mounting conditions(reflow method, temperature and times).
DIP28-P-600-2.54
Package materialLead frame materialPin treatmentSolder plate thicknessPackage weight (g)
Epoxy resin42 alloySolder plating5 mm or more4.30 TYP.
-
24/26
Semiconductor MSM82C51A-2RS/GS/JS
(Unit : mm)
Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, whichare very susceptible to heat in reflow mounting and humidity absorbed in storage.Therefore, before you perform reflow mounting, contact Okis responsible sales person for theproduct name, package name, pin number, package code and desired mounting conditions(reflow method, temperature and times).
QFJ28-P-S450-1.27
Package materialLead frame materialPin treatmentSolder plate thicknessPackage weight (g)
Epoxy resinCu alloySolder plating5 mm or more1.00 TYP.
Spherical surface
-
25/26
Semiconductor MSM82C51A-2RS/GS/JS
(Unit : mm)
Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, whichare very susceptible to heat in reflow mounting and humidity absorbed in storage.Therefore, before you perform reflow mounting, contact Okis responsible sales person for theproduct name, package name, pin number, package code and desired mounting conditions(reflow method, temperature and times).
SSOP32-P-430-1.00-K
Package materialLead frame materialPin treatmentSolder plate thicknessPackage weight (g)
Epoxy resin42 alloySolder plating5 mm or more0.60 TYP.
Mirror finish
-
26/26
Semiconductor MSM82C51A-2RS/GS/JS
4) Notices on use
Note the following when replacing devices as the ASYNC pin is differently treated between theMSM82C84A and the MSM82C84A-5/MSM82C84A-2:
Case 1: When only a pullup resistor is externally connected to.The MSM82C84A can be replaced by the MSM82C84A-2.
Case 2: When only pulldown resistor is externally connected to.When the pulldown resistor is 8 kiloohms or less, the MSM82C84A can be replaced by theMSM82C84A-2.When the pulldown resistor is greater than 8 kiloohms, use a pulldown resistor of 8 kiloohms or less.
Case 3: When an output of the other IC device is connected to the device.The MSM82C84A can be replaced by the MSM82C84A-2 when the IOL pin of the device to drive theASYNC pin of the MSM82C84A-2 has an allowance of 100 mA or more.