Giuseppe De Robertis - INFN Sez. di Bari 1 SEU – SET test structures.
Synchronous circuits vs asynchronous circuits
Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
YAMANI /ZAILY1 Sequential Circuit Introduction to Counter Asynchronous Counter - Ripple Asynchronous Down Counter Synchronous Counter – Parallel.
