Techniques for Fully Integrated Embedding of Design and Verification Logic for Trusted FPGA Circuits by Marco Maggioni [email protected] Thesis committee:
Self-Checking Circuits Delay-Insensitive Codes and Self-Checking Checkers.
