ATS Exploiting Free LUT Entries to Mitigate Soft Errors in SRAM- based FPGAs Keheng Huang, Yu Hu, Xiaowei Li Institute of Computing Technology Chinese.
FPGA Logic Cluster Design
A Difference Logic Formulation and SMT Solver for Timing-Driven Placement
