ES LAB Report
64 BIT FPU
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)