High Level Synthesis. Tasks of the Designer/Manager These ideas apply to the design itself, must be reproduced in the chip.
Floorplanning. Obtained by subdividing a given rectangle into smaller rectangles. Each smaller rectangle corresponds to a module.
