Abdullah Aldahami (11074595) Jan 29, 2010 1. This paper propose a new resynthesis algorithm for FPGA area reduction. The existing resynthesis techniques.
EE 365 CMOS gates Electrical characteristics and timing TTL gates.
EE 365
