The top documents tagged [ch chipcustom iccmos]

HLT architecture. TPC FEE anode wire pad plane drift region 88 s L1: 5 s 200 Hz PASA ADC Digital Circuit RAM 8 CHIPS x 16 CH / CHIP 8 CHIPS x 16 CH.

HLT architecture. TPC FEE anode wire pad plane drift region 88 s L1: 5 s 200 Hz PASA ADC Digital Circuit RAM 8 CHIPS x 16 CH / CHIP 8 CHIPS x 16 CH.

214 views
HLT architecture

HLT architecture

60 views
FEE for TPC MPD__NICA JINR

FEE for TPC MPD__NICA JINR

58 views
Languages
Pages
Legal

Copyright © 2022 FDOCUMENTS