High Level Synthesis. Tasks of the Designer/Manager These ideas apply to the design itself, must be reproduced in the chip.
Static Code Scheduling
