Report - IBERT for UltraScale GTY Transceivers v1 - Xilinx · GTY transceiver ports and attributes can be changed. The DRP interface logic allows the runtime software to monitor and change

Please pass captcha verification before submit form