Virtex-5 FPGA RocketIO GTX Transceiver djm202/pdf/datasheets/v5fxt gtx... RocketIO GTX Transceiver...

Click here to load reader

  • date post

    18-Feb-2021
  • Category

    Documents

  • view

    2
  • download

    0

Embed Size (px)

Transcript of Virtex-5 FPGA RocketIO GTX Transceiver djm202/pdf/datasheets/v5fxt gtx... RocketIO GTX Transceiver...

  • R

    Virtex-5 FPGA RocketIO GTX Transceiver User Guide

    UG198 (v2.1) November 17, 2008

  • RocketIO GTX Transceiver User Guide www.xilinx.com UG198 (v2.1) November 17, 2008

    Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information.

    THE DOCUMENTATION IS DISCLOSED TO YOU “AS-IS” WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.

    © 2008 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. The PowerPC name and logo are registered trademarks of IBM Corp. and used under license. PCI, PCI Express, PCIe, and PCI-X are trademarks of PCI-SIG. All other trademarks are the property of their respective owners.

    Revision History The following table shows the revision history for this document.

    Date Version Revision

    03/31/08 1.0 Initial Xilinx release.

    05/08/08 1.1 • Table 5-3: Corrected PCI Express Rev 2 parameter values. • Table 7-14: Corrected OOB Nominal Threshold Voltage sub-table for

    OOBDETECT_THRESHOLD_0/1 • Table 7-35 and Table 7-37: Corrected RXBUFSTATUS0/1 description. • Table E-1 and Table E-2: Replaced with new tables.

    R

    http://www.xilinx.com

  • UG198 (v2.1) November 17, 2008 www.xilinx.com RocketIO GTX Transceiver User Guide

    09/04/08 1.2 • Added 3G-SDI to Table 1-1 and Table 5-3. • Added (Pad) to all pins in Table 1-2. • Revised DIV = 5 and DIV = 4 bulleted conditions under Equation 5-1. • Revised descriptions of DFEEYEDACMONITOR0/1, DFETAP20/1,

    DFETAP2MONITOR0/1, DFETAP30/1, DFETAP3MONITOR0/1, DFETAP40/1, and DFETAP4MONITOR0/1 in Table 7-5.

    • Revised descriptions of DFE_CAL_TIME, DFE_CFG_0/1, and RX_EN_IDLE_HOLD_DFE_0/1 in Table 7-6.

    • Added “Channel BER Optimization Approach”, “Use Mode – Fixed Tap Mode”, “Example RX Linear Equalizer and DFE Settings for Chip-to-Chip Applications”, and “Example RX Linear Equalizer and DFE Settings for Backplane Applications” to “Decision Feedback Equalization” in Chapter 7.

    • Corrected the 101 and 110 encodings for RXSTATUS0/1 in Table 7-13. • Revised the second sentence in the Overview section of “Configurable Channel

    Bonding (Lane Deskew)” in Chapter 7. • Added note about channel-bonded GTX transceivers being in the same column on

    page 222 and in Figure 7-34. • Added nominal rating to RREF in footnote 3 of Table 10-2 and in the note following

    the table. • Added Boundary-Scan footnote to page 267. • Revised “Special Conditions: Unused GTX_DUAL Column” in Chapter 10. • Added notes about BGA adjacency guidelines to “SelectIO to GTX Crosstalk

    Guidelines” in Chapter 10.

    09/23/08 2.0 • Added TXT device throughout document:

    ♦ Inserted TXT device descriptions to paragraphs on page 23.

    ♦ Inserted Figure 1-2, page 25, showing the GTX_DUAL tiles in the XC5VTX150T.

    ♦ Added TXT analog pins to Table 1-2, page 27 and Table 10-1, page 249.

    ♦ Added TXT device to footnote 2 in Table 1-5, page 38.

    ♦ Described TXT columns in “Description” in Chapter 4 on page 60.

    ♦ Added TXT packages to “Package Placement Information” in Chapter 4 on page 62.

    ♦ Inserted Table 4-2, page 63, showing GTX_DUAL analog pin placement.

    ♦ Inserted TXT GTX placement diagrams (Figure 4-8, page 70 through Figure 4-19, page 81).

    ♦ Clarified use cases in “Channel Bonding Mode,” page 220.

    ♦ Added TXT device to footnote 3 in Table 10-2, page 250.

    ♦ Inserted descriptions of external precision resistor requirements and resistor calibration circuits for TXT device in “Description” in Chapter 10 on page 251.

    ♦ Inserted TXT device to Table A-1, page 309, Table A-2, page 310, Table A-3, page 312, Table A-4, page 313, Table A-6, page 314, Table A-7, page 314, Table A-11, page 317, Table A-12, page 317, and Table A-13, page 318.

    • Moved note about BGA adjacency guidelines above Table 10-8, page 270.

    Date Version Revision

    http://www.xilinx.com

  • RocketIO GTX Transceiver User Guide www.xilinx.com UG198 (v2.1) November 17, 2008

    11/17/08 2.1 • Added SIM_MODE attribute to Table 1-5, page 38 and Table 3-1, page 52. • Added “SIM_MODE,” page 53. • Corrected MGTAVTTRXC_L/R pins for the TXT 1759 package in Table 4-2, page 63. • Revised “power control” to “power down” throughout “Generic GTX Power-Down

    Capabilities,” page 109. • Removed Relative Power Savings and Recovery Time columns from Table 5-12,

    page 109. • In Table 6-4, page 126, corrected encoding of TXKERR[3:0] and TXRUNDISP[3:0] and

    defined them based on the interface width. • Added notes regarding GTX_DUAL tile connections for FXT and TXT devices above

    Figure 10-2, page 252. • Revised Figure 10-2, page 252. • Added Figure 10-3, page 253 and Figure 10-4, page 253. • Revised caption in Figure 10-7, page 256 to include reference to a column. • Added bulleted notes regarding calibration and powering for FXT and TXT devices

    on page 257. • Rewrote “Partially used GTX_DUAL column,” page 268. • In Table 10-6, page 268, revised table note 1 and added table note 2. • Added bullet regarding BGA adjacency guideline for TXT devices on page 269.

    Date Version Revision

    http://www.xilinx.com

  • RocketIO GTX Transceiver User Guide www.xilinx.com 5 UG198 (v2.1) November 17, 2008

    Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2

    Preface: About This Guide Guide Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Additional Documentation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Additional Support Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Typographical Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

    Online Document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

    Section 1: FPGA Level Design

    Chapter 1: Introduction to the RocketIO GTX Transceiver Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Ports and Attributes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

    Chapter 2: RocketIO GTX Transceiver Wizard

    Chapter 3: Simulation Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 Ports and Attributes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52

    Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 SmartModel Attributes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

    SIM_GTXRESET_SPEEDUP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 SIM_MODE. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 SIM_PLL_PERDIV2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 SIM_RECEIVER_DETECT_PASS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

    Power-Up and Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 Link Idle Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 Toggling GSR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 Providing Clocks in Simulati