Vedic Multiplier 8

download Vedic Multiplier 8

of 12

Transcript of Vedic Multiplier 8

  • 7/31/2019 Vedic Multiplier 8

    1/12

    Fig.8.4 Simulation results for 16x16 bits Modified Booth Multiplier

    Figure 8.5 Simulation results for 16-bit Array Multiplier

    Note: In all the above waveforms a and b represents 16-bit inputs and r represents the 32

    bit output

    Simulation results for the IEEE 32 bit floating point Multiplier and 16 bit Squarer Design

    are shown in the below Fig.8.6 and Fig.8.7.

  • 7/31/2019 Vedic Multiplier 8

    2/12

    Figure 8.6 Simulation results for IEEE 32 bit floating point Multiplier using Urdhva

    Tiryakbhyam Sutra

    Figure 8.7 Simulation result for 16-bit Squarer

  • 7/31/2019 Vedic Multiplier 8

    3/12

    8.2 SYNTHESIS REPORT

    Synthesis reports for Vedic Multipliers, Array and Modified Booth Multiplier is presented

    in the below figures in terms of Device utilization summary and RTL diagrams .Area

    ,Power and Speed are estimated from the parameters obtained from the synthesis report.

    8.2.1 16-Bit Vedic Multiplier based on Urdhva Tiryakbhyam Sutra

    Figure 8.8 Black box view of 16 x 16 Vedic Multiplier based on Urdhva Tiryakbhyam

    Sutra

    (i) Description

    a Input data16bit

    b Input data 16 bit

    r Output data 32 bit

  • 7/31/2019 Vedic Multiplier 8

    4/12

    (ii) Device utilization summary:

    Selected Device : xc3s500e-5fg320

    Table 8.1 : Device utilization summary for 16-bit Vedic Multiplier based on Urdhva

    Tiryakbhyam

    Logic utilization used Available utilization

    Number of 4 input LUTs 731 9,312 7%

    Number of occupied Slices 409 4,656 8%

    Number of Slices containing only related

    logic409 409 100%

    Number of Slices containing unrelatedlogic

    0 409 0%

    Total Number of 4 input LUTs 731 9,312 7%

    Number of bonded IOBs 64 232 27%

    Average Fanout of Non-Clock Nets 3.56

    http://f//LUCKY33/lucky33/multipliers/newtrailoftriyak/Vedic16by16_map.xrpt?&DataKey=IOBPropertieshttp://f//LUCKY33/lucky33/multipliers/newtrailoftriyak/Vedic16by16_map.xrpt?&DataKey=IOBProperties

  • 7/31/2019 Vedic Multiplier 8

    5/12

    Figure 8.9 RTL diagram of 16x16 bits Vedic Multiplier using Urdhva Tiryakbhyam

    8.2.2 16-Bit Vedic Multiplier based on Nikhilam Sutra

    Figure 8.10 Black box view of 16 x 16 Vedic Multiplier based on Nikhilam Sutra

    (i)Description

    a Input data 16bit

    b Input data 16 bit

  • 7/31/2019 Vedic Multiplier 8

    6/12

  • 7/31/2019 Vedic Multiplier 8

    7/12

    8.2.3 16 - Bit Array Multiplier

    Figure 8.12 Black box view of 16 x 16 Array Multiplier

    (i) Description

    a Input data 16bit

  • 7/31/2019 Vedic Multiplier 8

    8/12

    b Input data 16 bit

    r Output data 32 bit

    (ii)Device Utilization Summary:

    Selected Device : xc3s500e-5fg320

    Table 8.3 Device utilization summary for 16-bit Array Multiplier

    Logic utilization Used available utilization

    Number of 4 input LUTs 879 9,312 9%

    Number of occupied Slices 477 4,656 10%

    Number of Slices containing onlyrelated logic

    477 477 100%

    Number of Slices containing unrelated

    logic0 477 0%

    Total Number of 4 input LUTs 879 9,312 9%

    Number of bonded IOBs 64 232 27%

    Average Fanout of Non-Clock Nets 3.16

    http://f//LUCKY33/lucky33/multipliers/newarraytrial/rca_map.xrpt?&DataKey=IOBPropertieshttp://f//LUCKY33/lucky33/multipliers/newarraytrial/rca_map.xrpt?&DataKey=IOBProperties

  • 7/31/2019 Vedic Multiplier 8

    9/12

    Figure 8.13 RTL diagram of 16-bit Array Multiplier

  • 7/31/2019 Vedic Multiplier 8

    10/12

    8.2.4 16 Bit Modified Booth Multiplier

    Figure 8.14 Black box view of 16-bit Modified Booth Multiplier

    (i)Description

    a Input data 16bit

    b Input data 16 bit

    r Output data 32 bit

    (ii)Device utilization summary:

    Selected Device : xc3s500e-5fg320

    Table 8.4 Device utilization summary for 16x16bits Modified Booth Multiplier

    Logic utilization Used Available utilization

    Number of 4 input LUTs 827 9,312 8%

    Number of occupied Slices 432 4,656 9%

    Number of Slices containing only related

    logic432 432 100%

    Number of Slices containing unrelated

    logic0 432 0%

    Total Number of 4 input LUTs 827 9,312 8%

    Number of bonded IOBs 64 232 27%

    Average Fanout of Non-Clock Nets 4.24

    http://c//Users/COMPAQ/Desktop/projectwork/boothcomb2/boothmul_map.xrpt?&DataKey=IOBPropertieshttp://c//Users/COMPAQ/Desktop/projectwork/boothcomb2/boothmul_map.xrpt?&DataKey=IOBProperties

  • 7/31/2019 Vedic Multiplier 8

    11/12

    Figure 8.15 RTL diagram for 16-bit Modified Booth Multiplier

  • 7/31/2019 Vedic Multiplier 8

    12/12


A TRANSISTOR LEVEL ANALYSIS FOR A 8-BIT VEDIC MULTIPLIERinterscience.in/IJESS_Vol1Iss_3/paper15.pdf · A TRANSISTOR LEVEL ANALYSIS FOR A 8-BIT VEDIC MULTIPLIER ... Multiplier, Vedic

A TRANSISTOR LEVEL ANALYSIS FOR A 8-BIT VEDIC MULTIPLIERinterscience.in/IJESS_Vol1Iss_3/paper15.pdf · A TRANSISTOR LEVEL ANALYSIS FOR A 8-BIT VEDIC MULTIPLIER ... Multiplier, Vedic

Vedic Multiplier design

Vedic Multiplier design

98791244 Vedic Multiplier Design

98791244 Vedic Multiplier Design

Design of 24 Bit Vedic Multiplier Using GDI Technique in ...

Design of 24 Bit Vedic Multiplier Using GDI Technique in ...

A New High Speed 16x16 Vedic Multiplier - IJSERplier uses two 24 bit compressor adder and one 16 bit Carry Select adder. Fig.8. RTL schematic of Base 16x16 Vedic Multiplier. The simulation

A New High Speed 16x16 Vedic Multiplier - IJSERplier uses two 24 bit compressor adder and one 16 bit Carry Select adder. Fig.8. RTL schematic of Base 16x16 Vedic Multiplier. The simulation

Vedic Multiplier Report - RAVI DUTTALURU

Vedic Multiplier Report - RAVI DUTTALURU

Area Efficient and High Speed Vedic Multiplier Using ... · Area Efficient and High Speed Vedic ... - The performance of trending technology in VLSI field supports ... multiplication

Area Efficient and High Speed Vedic Multiplier Using ... · Area Efficient and High Speed Vedic ... - The performance of trending technology in VLSI field supports ... multiplication

Design of low power delay efficient Vedic multiplier using reversible … · 2018-05-23 · Design of low power delay efficient Vedic multiplier using reversible gates B Ramya ...

Design of low power delay efficient Vedic multiplier using reversible … · 2018-05-23 · Design of low power delay efficient Vedic multiplier using reversible gates B Ramya ...

Vedic Multiplier

Vedic Multiplier

G tech Multiplierrbgandhi.mysite.syr.edu/Report_final.pdf · 2012-10-05 · G_tech Multiplier Fast Multiplier Using Vedic Technique Idea for this project was designed aiming for fast

G tech Multiplierrbgandhi.mysite.syr.edu/Report_final.pdf · 2012-10-05 · G_tech Multiplier Fast Multiplier Using Vedic Technique Idea for this project was designed aiming for fast

Reversible Vedic Multiplier - Manisha · PDF fileDigital VLSI design VLSI Design Lab ABV-IIITM Gwalior Reversible Vedic Multiplier • Neelam Arya(2011VLSI-02) • Priyanka Mishra(2011VLSI-05)

Reversible Vedic Multiplier - Manisha · PDF fileDigital VLSI design VLSI Design Lab ABV-IIITM Gwalior Reversible Vedic Multiplier • Neelam Arya(2011VLSI-02) • Priyanka Mishra(2011VLSI-05)

An Efficient High-Performance Vedic Multiplier: Review

An Efficient High-Performance Vedic Multiplier: Review

Design and Implementation of Multiplier Using Kcm and Vedic ...

Design and Implementation of Multiplier Using Kcm and Vedic ...

Area Efficient Low power FFT design using Vedic Multiplier and CSLA

Area Efficient Low power FFT design using Vedic Multiplier and CSLA

An Efficient Implementation of VEDIC Multipliers Using Reversible Gates€¦ ·  · 2015-02-13of this project is to implement a 8x8 vedic multiplier using reversible gates which

An Efficient Implementation of VEDIC Multipliers Using Reversible Gates€¦ ·  · 2015-02-13of this project is to implement a 8x8 vedic multiplier using reversible gates which

FPGA Implementation of Reversible Vedic Multiplier · reversible Vedic multiplier using Urdhva Tiryakbhayam sutra ... code the designs. ... simulation tool of Xilinx 14.3 ISE. The

FPGA Implementation of Reversible Vedic Multiplier · reversible Vedic multiplier using Urdhva Tiryakbhayam sutra ... code the designs. ... simulation tool of Xilinx 14.3 ISE. The

Design of High Speed 32 Bit Multiplier Architecture Using Vedic … · 2018-05-17 · design high speed multiplier architecture reconfigurable multiplier technique has been used.

Design of High Speed 32 Bit Multiplier Architecture Using Vedic … · 2018-05-17 · design high speed multiplier architecture reconfigurable multiplier technique has been used.

Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)

Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)

An Efficient Implementation of Vedic Multipliers Using ... · An Efficient Implementation of Vedic Multipliers Using Reversible Gates. ... 4X4 UT Multiplier IMPLEMENTATION OF 8X8

An Efficient Implementation of Vedic Multipliers Using ... · An Efficient Implementation of Vedic Multipliers Using Reversible Gates. ... 4X4 UT Multiplier IMPLEMENTATION OF 8X8

(Vedic)Implementation of an Efficient Multiplier Based on Mathematics Using EDA Tool

(Vedic)Implementation of an Efficient Multiplier Based on Mathematics Using EDA Tool