VC709 EVALUATION PLATFORM HW-V7-VC709 ...Power Supply Virtex-7 Switching Regulator Pages 45-56...
Transcript of VC709 EVALUATION PLATFORM HW-V7-VC709 ...Power Supply Virtex-7 Switching Regulator Pages 45-56...
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
THE DOCUMENTATION IS DISCLOSED TO YOU “AS-IS” WITH NO WARRANTY OF ANYDOCUMENTATION.
INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OFCONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES,OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANYMERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENTSTATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OFKIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR
XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE, SCHEMATIC,AND/OR SPECIFICATION (THE “DOCUMENTATION”) TO YOU SOLELY FOR USE INTHE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX HARDWARE DEVICES.YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH, DOWNLOAD, DISPLAY, POST,OR TRANSMIT THE DOCUMENTATION IN ANY FORM OR BY ANY MEANS INCLUDING,BUT NOT LIMITED TO, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING,OR OTHERWISE, WITHOUT THE PRIOR WRITTEN CONSENT OF XILINX.XILINX EXPRESSLY DISCLAIMS ANY LIABILITY ARISING OUT OF YOUR USE OFTHE DOCUMENTATION. XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION,TO CHANGE THE DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMESNO OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION, ORTO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLYDISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT ORASSISTANCE THAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
DISCLAIMER
THE DOCUMENTATION.
THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS")ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICHCAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTYDOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THATIS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET.
ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.
DISCLAIMER:
VC709 EVALUATION PLATFORM
PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANYAPPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETYDEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIALRISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE
("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS ATTHE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALLSPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.
(XC7VX690T-FFG1761)
VC709 EVALUATION PLATFORM HW-V7-VC709
571 DN
1.0
01
9-19-2012_15:39
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
0b1010100 IIC EEPROM
MGT SMA
Switching Module VoutA
Switching Module VoutB
Switching Module VoutA
Switching Module VoutB
Switching Module VoutA
Switching Module VoutB
Switching Module VoutA
Switching Module VoutB
Switching Regulator
SI5324C
MECHANICALS
SI570
VOLTAGEXLATOR
TDOTDI
U1
FPGA
TDI
JTAG Chain
TDO
3.3V
Linear Regulator
Switching Regulator
U1
Jack
SCHEM, ROHS COMPLIANT
ConnectorPCIe x8 Edge
PWR
IIC Addressing
VC709 EVALUATION PLATFORM
MGTAVCC 1.0V @ 10A
12V
MODE DIP
USB UART
Differential Clock
IIC EEPROM
0b1010000
Power Supply
Virtex-7
Switching Regulator
Pages 45-56
VCCAUX_IO @ 10A
MGTVCCAUX 1.0V @ 10A
VCCAUX
vc709_rev1.0 Block Diagram
1.8VFMC HPC1
XLATORVOLTAGE
0bxxxxx00
SI5324
0b1011101
ASSY P/N: 0431748PCB P/N: 1280666SCH P/N: 0381499
IRONWOOD FFG1761 SOCKETSUPPORTS MULTIPLE DEVICESREFER TO BOARD BILL OFMATERIALS ON XILINX.COMTO CONFIRM FPGA PROVIDED
SFP Cage
X 4
JTAG Header
USB Module or
DDR3 SODIMM X 2
SODIMM B Page 14SODIMM A Page 10
Pages 18-21ConnectorFMC HPC1
SWITCH
Page 4
Page 5
Page 6
Switches
Page 7
BPI Flash
LEDs,PB Sw.,DIP Sw.
Recovered Clock
0.75V@3A maxVCC3V3
Page 24 Page 25 Page 27
Page 29
Page 31-34
Page 57
Page 35
CORE POWER
DECOUPLING
Page 44
48
491.8V @ 10A
VCCINT 1.0V @ 40A
VCC3V3 3.3V @ 10A 49
2XPTD08A020W U15&25
PTD08D210W U20
Power Controller 1U42 PMBus Addr52
Power Controller 2U43 PMBus Addr53 51
52
52
MGTAVTT 1.2V @ 10A
53
53
PTD08D210W U21
VCC2V5 @ 10A
VCC1V5 @ 10A
Power Controller 3U64 PMBus Addr54 54
NOT USED @ 10A
PTD08D210W U22
VCC1V8 1.8V @ 10A
55
55
56
56
PTD08D210W U62
PTD08D210W U63
45
LMZ12002 U36
TPS51200 U23
REF3012 U35XADC_VCC 1.7V-2V@ 300mA
45
27
Switching Module VoutA
Switching Module VoutB
IIC MUX
MGT SMA
Page 3
SMA Clock
Page 3O
MGT_REFCLK
47
46
JTAG OptionsDigilent Module
XADC Header
FMC HPC
0b1110100 PCA9548A
0b1110101 PCA9546A
SFP+ (4X)
DDR3 SODIMM
DDR3 SODIMM
J1
J3
0b1101000
0b1010001
0b0011001
0b1010010
0b0011010
01
1.0
DN2 57
9-19-2012_15:39
SIT9122
SITIME
50PPM233.333333MHZSIT9122AC-2D3-25E233.333333
NCGND OUT
OUT_BVCCOE
GND
GND
NCGND
VCCOUT_BOUT
OE
GND
GND
VCC3V3
GND
SIG
GND1
GND4
GND3
GND2
SIG
GND1
GND4
GND3
GND2
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCC3V3
GND
GND
NCOEGND
SDA
OUTOUT_BVDD
SCL
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
Clocks and SMA Connectors
Clocks and SMA Connectors
DEFAULT 156.250MHz AT POWER ON
IIC Address = 0b1011101 (0x5D)
DN
01
1.0
3 57
9-19-2012_15:39
123
7
456
8U34
10MHZ-810MHZ
SI570
570BAB000544DG
50PPM
13SYSCLK_233_P
29 USER_CLOCK_SCL
29 USER_CLOCK_SDA
23USER_SMA_CLOCK_N
1
2
5
4
3
J32
32K10K-400L5
3
4
5
2
1
32K10K-400L5
J31
2
1 R154.7K1/10W5%
USER_CLOCK_P 23
USER_CLOCK_N 23
23USER_SMA_CLOCK_P
1
2
C1920.01UF25VX7R
NC
1 2
C133
0.1UF
25V
X5R
2
1 R1161001/10W1%
23
654
1
U51 200MHZ
SITIMESIT9102AI-243N25E200.0000
SIT9102
50PPM
1
20.1UF
25VX5R
C30
VCC2V5
2
1 R1151001/10W1%
2
1R114100
1/10W1%
2
1R113100
1/10W1%
1 2
C124
0.1UF
25V
X5R
SYSCLK_C_PSYSCLK_C_NNC 9SYSCLK_N
SYSCLK_P 9
1 2
C139
0.1UF
25V
X5R
2
1 R1211001/10W1%
1
20.1UF
25VX5R
C138
VCC2V5
2
1 R1201001/10W1%
2
1R119100
1/10W1%
2
1R118100
1/10W1%
1 2
C137
0.1UF
25V
X5R
SYSCLK_233_C_PSYSCLK_233_C_NNC 13SYSCLK_233_N
VCC1V5_FPGA
VCC1V5_FPGA
23 4
561
U13
GND
GND
GND
GND
XA XB
GND1 GND2
GND
A1A2_SS
CKOUT2_NCKOUT2_P
CMODE
CS_CAGND1GND2
GNDPAD
LOL
NC3NC4NC5
SCLSDA_SDO
VDD3
RST_B
NC1
INT_C1BC2B
VDD1
XAXB
NC2VDD2
RATE0
CKIN2_PCKIN2_N
RATE1
CKIN1_PCKIN1_N
GND3GND4
A0
SDI
CKOUT1_PCKOUT1_N
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCC3V3
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
5324 Clock Recovery
5324 Clock Recovery
VC709 EVALUATION PLATFORM
IIC Address = 0b1101000 (0x68)
12-6-2012_11:50
574 DN
1.0
01
REC_CLOCK_C_N22
22 REC_CLOCK_C_P
1
2
C360.1UF25VX5R
1 2
L10
FERRITE-220
SI5324_VCC
2526
3435
36
21831
37
18
143033
2223
32
1
2
34
5
67
910
11
1213
15
1617
1920
24
27
2829
U24 QFN36_6X6MM
SI5324C-C-GM
2 4
1 3
X6
114.285MHZ
20PPM
SI5324_XTAL_XB
SI5324_RST26
30SI5324_OUT_C_N
SI5324_OUT_C_P 30
SI5324_SCL 29
SI5324_OUT_N
SI5324_XTAL_XA
REC_CLOCK_N
SI5324_INT_ALM26
REC_CLOCK_P
1 2
C34
0.1UF
25V
X5R
2
1 C32810UF16VX5R
2
1
X5R25V0.1UFC35
21
X5R
25V
0.1UF
C33
SI5324_SDA 29
NCNCNCNCNC
NCNC
NC
SI5324_OUT_P
1
2
C281330UF10VTANT
1
2
C1731UF25VX5R
1 2
C31
0.1UF
25V
X5R
2
1 R1671001/10W1%
21
X5R
25V
0.1UF
C32
SI5324_VCC
NCNC
1
25%1/10W4.7KR16
NCNCNCNC
VCC3V3
GND
VCC3V3
GND GND
VCC1V8
GNDGND
GNDGND
VCC3V3
GNDGND
OE1_N
A4A3A2A1
A5A6A7A8GND
VCCOE2_N
Y1Y2Y3Y4Y5Y6Y7Y8
GND
GND
VCC3V3
GND
VCC3V3
VCC3V3
VCC3V3
VCC3V3
GND
A1
A2
B1
B2
DIR1
DIR2GND
OE_B
VCCA VCCB
GND
VCC1V8
VCC1V8
DIR
VCCB
B
VCCA
GND
A
DIR
VCCB
B
VCCA
GND
A
VCC1V8
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND1 3V3
GND2TCK
TDI VREF
TDOTMS
GND
OE
GND OUT
VCC
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
EMCCLK
VC709 EVALUATION PLATFORM
JTAG Buffer, USB JTAG Module, JTAG Hdr
JTAG Buffer, USB JTAG Module, JTAG Hdr
9-19-2012_15:39
575 DN
1.0
01
18FMC1_HPC_TDI_BUF
18 FMC1_TDO_FPGA_TDI
5JTAG_TDO_LS
NC
23FPGA_EMCCLK
1
2 3
4
U40
80.00000MHZSIT8103AC-23-18E-80.0000YSIT8103
50PPM
1 8
72
3 6
54
U26DIGILENT_USB_JTAG
DIGILENT_USB_JTAG
JTAG_TDO_LS 5
3
2
1
4
6
5
SN74AVC1T45
SC70_6 U72
JTAG_TCK5
5 JTAG_TMS
7 JTAG_TDO
5
6
4
1
2
3
U46SC70_6
SN74AVC1T45
8
9
5
4
10
13
2
7 6
U7 QFN_RSW_10
SN74AVC2T245
5 JTAG_TMS
7FPGA_TCK_BUF
7FPGA_TMS_BUF
FPGA_TDI_BUF 7
1
2
C70.1UF25VX5R
NCFMC1_HPC_TCK_BUF 18
18FMC1_HPC_TMS_BUF5 JTAG_TDI
5 JTAG_TMS
5 JTAG_TDI
5 JTAG_TCK
5 JTAG_TCK
NC
1
2
C80.1UF10VX5R
11
23456789
1918171615141312
10
120
U19 TSSOP_20
SN74LV541APWR
21R96
15
1/10W
1%
1 21%
1/10W
15R95
21R94
15
1/10W
1%
NC
NC
NC
1
2
C90.1UF25VX5R
1
2
C100.1UF25VX5R
1
2
C110.1UF25VX5R
1
2
C120.1UF25VX5R
2
1
X5R25V0.1UFC424
2
1
X5R25V0.1UFC423
NC
NC
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND
GND
GND
XXX
GND
GND
GND
REGIN
CN
R_G
ND
RT
S_O
_B
DT
R_O
_B
DC
D_I
_B
NC
1
NC10
NC
2
NC
3
NC4
GPIO3
GPIO2
GPIO1
GPIO0
NC9
RS
T_B
RX
D_I
TX
D_O
SU
SP
EN
D
SU
SP
EN
D_B
DS
R_I
_B
VB
US
VDD
CT
R_G
ND
CT
S_I
_B
D+
D-
GND1
VIO
RI_I_BGND
SHLD4
VBUS
D_N
D_P
SHLD1
SHLD2
SHLD3
ID
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
USB UART, EEPROM, Config DIPs
USB Bus-Powered
USB UART
1
01
1.0
6 57
9-19-2012_15:39
DN
USB_UART_VBUS6
USB_UART_GND6
6
USB_UART_VBUS
USB_UART_GND 6
5
9
1
2
3
678
4
J17
CONN_USB_MINI_B_TH
VCC1V8
USB_D_N
USB_D_P
7
29
23
27
28
10
21
13
14
15
16
17
18
19
20
9
24
25
12
11
26
8
6
30
22
3
4
2
5
1
U44 QFN_28
CP2103GM_MLP-28
USB_UART_SHIELD
22USB_UART_RTS
22USB_UART_CTS
1
2
C480.1UF25VX5R
12
L1
FERRITE-600
2
1
1UF
C175
X5R25V
2
1
X5R25V1UF
C174
1
2
C490.1UF25VX5R
12
L2
FERRITE-600
1
2
C450.1UF25VX5R
2
1 C218DNPDNP
1
2 5%1/10W4.7KR32
1
2 3
4
X5
SP0503BAHTG
12V
200MW
1
2
C470.1UF25VX5R
NC
NC
NC
NC
NC
USB_UART_TX 22
USB_UART_RX 22
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
CP2103_VBUS
GND
GND
P3
P1
P4
P2
Pushbutton
GND
GND
XXX
GND
VCC3V3
DIR
VCCB
B
VCCA
GND
A
GND GND
VCC3V3
GRN
RED
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCO_0_M10VCCO_0_T11
M1_0_AK10M0_0_AL10M2_0_AJ10
DONE_0_AL11CFGBVS_0_AH10
PROGRAM_B_0_AJ11INIT_B_0_AG11
TDI_0_T10TDO_0_R10TMS_0_P11TCK_0_P10
CCLK_0_N10VCCBATT_0_N11
VN_0_AB20VP_0_AA21
VREFP_0_AB21VREFN_0_AA20DXP_0_AC21
GNDADC_0_Y20VCCADC_0_Y21DXN_0_AC20
XC7VX690TFFG1761BANK 0
FPGA_VBATT
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Banks 0,13
FPGA Banks 0
FPGA_VBATT
M10T11
AK10AL10AJ10AL11AH10AJ11AG11T10R10P11P10N10N11AB20AA21AB21AA20AC21Y20Y21AC20
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
DN577
1.0
01
12-21-2012_12:08
27XADC_VN_R
VCC1V8_FPGAFPGA_DONE 7
FPGA_INIT_B 7,24
VCC1V8
5FPGA_TDI_BUFJTAG_TDO 5
FPGA_TMS_BUF 5
FPGA_TCK_BUF 5
VCC1V8
24FPGA_CCLK
XADC_VCC 27
1
2
C20.1UF25VX5R
2
1
X5R25V0.1UFC1
XADC_VREFP 27
XADC_DXP 27
XADC_AGND
1 2
34
DS1
LED-GRN-RED
FPGA_INIT_B7,24
21
R306261
1/10W1%
5
6
4
1
2
3
U45 SC70_6
SN74AVC1T45
1
2 5%1/10W4.7KR4
1 2
1%1/10W
261R307
7FPGA_M1FPGA_M0 7
FPGA_M2 7
FPGA_PROG_B 7
2
1 R233DNPDNPDNP
2
1 C217DNPDNP
27XADC_VP_R
XADC_DXN 27
VCCAUX
VCC1V8
2
1 R2262201/10W1%
2
1 R3411.21K1/10W1% 2
1 R3371.21K1/10W1%
678
4321
5
109
SW11
SDA05H1SBD
1
2 1%1/10W1.21KR338
2
1 R3391.21K1/10W1%
1
2 1%1/10W1.21KR340
1
2 1%1/10W220R227
FPGA_M07
7 FPGA_M2
23,24 FLASH_A25FLASH_A2423,24
7 FPGA_M1
VCC1V8
2
1 R424.7K1/10W5%
2
4
1
3
TL3301EF100QG
SW9
VCC3V3
1 21%
1/10W
261
R396
2
1 R3952611/10W1% 1 2
LED-GRN-SMT
DS10
VCC1V8
1
32
Q15
NDS331N460MW
FPGA_PROG_B7
7 FPGA_DONE
2
1 C14347UF10VX5R
VCC1V8_FPGA
GND
GND
GNDofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn ByGND
GND
GND
VCCO_39_P14VCCO_39_L13VCCO_39_K16VCCO_39_H12VCCO_39_G15VCCO_39_D14
IO_25_VRP_39_J11IO_L24N_T3_39_M11IO_L24P_T3_39_M12IO_L23N_T3_39_N14IO_L23P_T3_39_N15IO_L22N_T3_39_M13IO_L22P_T3_39_N13
IO_L21N_T3_DQS_39_M16IO_L21P_T3_DQS_39_N16
IO_L20N_T3_39_L14IO_L20P_T3_39_M14
IO_L19N_T3_VREF_39_L11IO_L19P_T3_39_L12IO_L18N_T2_39_L15IO_L18P_T2_39_L16IO_L17N_T2_39_K13IO_L17P_T2_39_K14IO_L16N_T2_39_J15IO_L16P_T2_39_K15
IO_L15N_T2_DQS_39_J12IO_L15P_T2_DQS_39_K12IO_L14N_T2_SRCC_39_H13IO_L14P_T2_SRCC_39_J13IO_L13N_T2_MRCC_39_H14IO_L13P_T2_MRCC_39_H15IO_L12N_T1_MRCC_39_G13IO_L12P_T1_MRCC_39_G14IO_L11N_T1_SRCC_39_F14IO_L11P_T1_SRCC_39_F15
IO_L10N_T1_39_F12IO_L10P_T1_39_G12
IO_L9N_T1_DQS_39_G16IO_L9P_T1_DQS_39_H16
IO_L8N_T1_39_E13IO_L8P_T1_39_E14IO_L7N_T1_39_E15IO_L7P_T1_39_F16
IO_L6N_T0_VREF_39_D12IO_L6P_T0_39_E12IO_L5N_T0_39_D15IO_L5P_T0_39_D16IO_L4N_T0_39_C13IO_L4P_T0_39_D13
IO_L3N_T0_DQS_39_C14IO_L3P_T0_DQS_39_C15
IO_L2N_T0_39_A14IO_L2P_T0_39_B14IO_L1N_T0_39_B16IO_L1P_T0_39_C16IO_0_VRN_39_J16
XC7VX690TFFG1761BANK 39
VCCO_37_F28VCCO_37_E21VCCO_37_D24VCCO_37_C27VCCO_37_B30VCCO_37_A23
IO_25_VRP_37_F24IO_L24N_T3_37_F31IO_L24P_T3_37_F30IO_L23N_T3_37_F27IO_L23P_T3_37_F26IO_L22N_T3_37_E29IO_L22P_T3_37_F29
IO_L21N_T3_DQS_37_E28IO_L21P_T3_DQS_37_E27
IO_L20N_T3_37_C30IO_L20P_T3_37_D30
IO_L19N_T3_VREF_37_D31IO_L19P_T3_37_E30IO_L18N_T2_37_B31IO_L18P_T2_37_C31IO_L17N_T2_37_A30IO_L17P_T2_37_A29IO_L16N_T2_37_A32IO_L16P_T2_37_A31
IO_L15N_T2_DQS_37_B29IO_L15P_T2_DQS_37_B28
IO_L14N_T2_SRCC_37_C29IO_L14P_T2_SRCC_37_C28IO_L13N_T2_MRCC_37_D28IO_L13P_T2_MRCC_37_D27IO_L12N_T1_MRCC_37_C26IO_L12P_T1_MRCC_37_C25IO_L11N_T1_SRCC_37_D26IO_L11P_T1_SRCC_37_D25
IO_L10N_T1_37_D23IO_L10P_T1_37_D22
IO_L9N_T1_DQS_37_E25IO_L9P_T1_DQS_37_F25
IO_L8N_T1_37_E22IO_L8P_T1_37_F22IO_L7N_T1_37_E24IO_L7P_T1_37_E23
IO_L6N_T0_VREF_37_B24IO_L6P_T0_37_C24IO_L5N_T0_37_B27IO_L5P_T0_37_B26IO_L4N_T0_37_B23IO_L4P_T0_37_C23
IO_L3N_T0_DQS_37_A27IO_L3P_T0_DQS_37_A26
IO_L2N_T0_37_A22IO_L2P_T0_37_B22IO_L1N_T0_37_A25IO_L1P_T0_37_A24IO_0_VRN_37_F21
XC7VX690TFFG1761BANK 37
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Banks 36, 37
FPGA Banks 39, 37
F28E21D24C27B30A23
F24F31F30F27F26E29F29E28E27C30D30D31E30B31C31A30A29A32A31B29B28C29C28D28D27C26C25D26D25D23D22E25F25E22F22E24E23B24C24B27B26B23C23A27A26A22B22A25A24F21
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
P14L13K16H12G15D14
J11M11M12N14N15M13N13M16N16L14M14L11L12L15L16K13K14J15K15J12K12H13J13H14H15G13G14F14F15F12G12G16H16E13E14E15F16D12E12D15D16C13D13C14C15A14B14B16C16J16
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
DN
12-21-2012_12:08
578
1.0
01
VCC1V5_FPGA
NC
DDR3_A_D51 10
8VRN_37
VTTVREF
2
1
X5R25V0.1UFC461 1
2
C4900.1UF25VX5R
DDR3_A_D44 10DDR3_A_D40 10DDR3_A_D46 10DDR3_A_D47 10
DDR3_A_D45 10DDR3_A_D41 10
DDR3_A_D42 10DDR3_A_D43 10
DDR3_A_D49 10
DDR3_A_DQS5_N 10
DDR3_A_DQS5_P 10
DDR3_A_DM5 10
DDR3_A_DQS6_N 10
DDR3_A_DQS6_P 10
DDR3_A_D50 10DDR3_A_D48 10
DDR3_A_D54 10DDR3_A_D55 10
DDR3_A_DM6 10
DDR3_A_D52 10
DDR3_A_D37 10DDR3_A_D36 10
DDR3_A_D33 10
DDR3_A_DM4 10
DDR3_A_D32 10
DDR3_A_D39 10
DDR3_A_D38 10
DDR3_A_D35 10
DDR3_A_DQS4_N 10
DDR3_A_DQS4_P 10
DDR3_A_D34 10
DDR3_A_D56 10
DDR3_A_D57 10DDR3_A_D61 10
DDR3_A_D60 10
DDR3_A_D63 10
DDR3_A_D62 1010DDR3_A_D59
DDR3_A_D58 1010DDR3_A_DM7
DDR3_A_DQS7_N 10
DDR3_A_DQS7_P 10
VCC1V5_FPGA
VCC1V5_FPGA
2
1 R16080.61/10W1%
1
2 1%1/10W80.6R159
8 VRP_37
8 VRN_37
8VRP_37
DDR3_A_D53 10
2
1 R16480.61/10W1%
2
1
1%1/10W80.6R163
VCC1V5_FPGA
VTTVREF
1
2X5R25V0.1UFC463 1
2
C4920.1UF25VX5R
VCC1V5_FPGA
VRP_398
VRN_398
NC
NC
10DDR3_A_D13
10DDR3_A_D15
10DDR3_A_D14
10DDR3_A_D9
10DDR3_A_D1010DDR3_A_D11
10DDR3_A_D29
10DDR3_A_D28
10DDR3_A_D24
10DDR3_A_DM3
10DDR3_A_D2710DDR3_A_D31
DDR3_A_D6 1010DDR3_A_D4
10DDR3_A_D1
10DDR3_A_DM0
10DDR3_A_D3
10DDR3_A_D2
10DDR3_A_D010DDR3_A_D5
10DDR3_A_D21
10DDR3_A_DM2
10DDR3_A_D1710DDR3_A_D19
10DDR3_A_D18
10DDR3_A_DQS0_P
10DDR3_A_DQS1_P
10DDR3_A_DQS0_N
10DDR3_A_DQS1_N
10DDR3_A_DQS3_N10DDR3_A_DQS3_P
10DDR3_A_D12
10DDR3_A_D8
10DDR3_A_DM1
VRN_39 8
8VRP_39
10DDR3_A_D2610DDR3_A_D30
10DDR3_A_D25
10DDR3_A_D2010DDR3_A_D2310DDR3_A_D22
10DDR3_A_DQS2_N10DDR3_A_DQS2_P
10DDR3_A_D16
10DDR3_A_D7
NC
2
1 C161100UF6.3X5R
2
1 C160100UF6.3X5R
VCC1V5_FPGA
GND
GNDofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND
VCCO_38_N17VCCO_38_M20VCCO_38_J19VCCO_38_F18VCCO_38_C17VCCO_38_B20
IO_25_VRP_38_K20IO_L24N_T3_38_L19IO_L24P_T3_38_L20IO_L23N_T3_38_N20IO_L23P_T3_38_P20IO_L22N_T3_38_M18IO_L22P_T3_38_M19
IO_L21N_T3_DQS_38_N18IO_L21P_T3_DQS_38_N19
IO_L20N_T3_38_L17IO_L20P_T3_38_M17
IO_L19N_T3_VREF_38_P17IO_L19P_T3_38_P18IO_L18N_T2_38_G17IO_L18P_T2_38_H18IO_L17N_T2_38_H20IO_L17P_T2_38_J20IO_L16N_T2_38_J17IO_L16P_T2_38_K17
IO_L15N_T2_DQS_38_E20IO_L15P_T2_DQS_38_F20IO_L14N_T2_SRCC_38_J18IO_L14P_T2_SRCC_38_K19IO_L13N_T2_MRCC_38_G18IO_L13P_T2_MRCC_38_H19IO_L12N_T1_MRCC_38_E18IO_L12P_T1_MRCC_38_E19IO_L11N_T1_SRCC_38_F19IO_L11P_T1_SRCC_38_G19
IO_L10N_T1_38_D17IO_L10P_T1_38_D18
IO_L9N_T1_DQS_38_C21IO_L9P_T1_DQS_38_D21
IO_L8N_T1_38_E17IO_L8P_T1_38_F17IO_L7N_T1_38_C20IO_L7P_T1_38_D20
IO_L6N_T0_VREF_38_B18IO_L6P_T0_38_C18IO_L5N_T0_38_A21IO_L5P_T0_38_B21IO_L4N_T0_38_A17IO_L4P_T0_38_B17
IO_L3N_T0_DQS_38_A19IO_L3P_T0_DQS_38_A20
IO_L2N_T0_38_A15IO_L2P_T0_38_A16IO_L1N_T0_38_B19IO_L1P_T0_38_C19IO_0_VRN_38_K18
XC7VX690TFFG1761BANK 38
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Banks 38, 39
FPGA Banks 38
N17M20J19F18C17B20
K20L19L20N20P20M18M19N18N19L17M17P17P18G17H18H20J20J17K17E20F20J18K19G18H19E18E19F19G19D17D18C21D21E17F17C20D20B18C18A21B21A17B17A19A20A15A16B19C19K18
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
DN
12-21-2012_12:08
579
1.0
01
2
1 R2DNP1/10W1%
DDR3_A_ODT1 10
DDR3_A_RESET_B 10
VTTVREF
VRP_38 9
DDR3_A_TEMP_EVENT_B10
DDR3_A_A9 10
VRN_38 9
3,9SYSCLK_N 3,9SYSCLK_P
2
1
X5R25V0.1UFC4911
2
C4620.1UF25VX5R
DDR3_A_CLK1_P 10DDR3_A_CLK1_N 10
DDR3_A_CKE0 10
DDR3_A_A8 10
DDR3_A_A7 10
DDR3_A_A12 10
DDR3_A_A5 10
DDR3_A_A4 10
DDR3_A_A6 10
DDR3_A_A3 10
DDR3_A_A2 10
DDR3_A_A0 10
DDR3_A_A10 10DDR3_A_A13 10
NCNC
2
1 R16180.61/10W1%
2
1 R16280.61/10W1%
VCC1V5_FPGA
9 VRP_38
9 VRN_38
DDR3_A_CKE1 10DDR3_A_WE_B 10DDR3_A_RAS_B 10DDR3_A_CAS_B 10DDR3_A_S0_B 10DDR3_A_S1_B 10DDR3_A_ODT0 10
DDR3_A_A14 10DDR3_A_A15 10DDR3_A_BA0 10DDR3_A_BA1 10DDR3_A_BA2 10
NC
NCNCNCNC
NCNCNC
VCC1V5_FPGA
DDR3_A_A11 10
DDR3_A_A1 10
10DDR3_A_CLK0_PDDR3_A_CLK0_N 10
3,9 SYSCLK_N
SYSCLK_P3,9
2
1 C162100UF6.3X5R
VCC1V5_FPGA
GND
GND
GND
VCC3V3
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
TAB2
TAB1
SHLD1
SHLD18
SHLD16
SHLD17
SHLD14
SHLD15
SHLD12
SHLD13
SHLD10
SHLD11
SHLD8
SHLD9
SHLD6
SHLD7
SHLD4
SHLD5
SHLD3
VSS24
VSS52
VSS51
VSS50
VSS49
VSS48
VSS47
VSS46
VSS45
VSS44
VSS43
VSS42
VSS41
VSS40
VSS39
VSS38
VSS37
VSS36
VSS35
VSS34
VSS33
VSS32
VSS31
VSS30
VSS29
VSS28
VSS27
VSS26
A0
A1
A10/AP
A11
A12_BC_N
A13
A14
A15
A2
A3
A4
A5
A6
A7
A8
A9
BA0
BA1
BA2
CAS_B
CK0_N
CK0_P
CK1_N
CK1_P
CKE0
CKE1
DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
DQ0
DQ1
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ2
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ3
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ4
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ5
DQ50
DQ51
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ6
DQ60
DQ61
DQ62
DQ63
DQ7
DQ8
DQ9
DQS0_N
DQS0_P
DQS1_N
DQS1_P
DQS2_N
DQS2_P
DQS3_N
DQS3_P
DQS4_N
DQS4_P
DQS5_N
DQS5_P
DQS6_N
DQS6_P
DQS7_N
DQS7_P
EVENT_B
NC1
NC2
ODT0
ODT1
RAS_B
RESET_B
S0_B
S1_B
SA0
SA1
SCL
SDA
TEST
VDD1
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDDSPD
VREFCA
VREFDQ
VSS1
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS2
VSS20
VSS21
VSS22
VSS23
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VTT1
VTT2
WE_B
DQ49
DQ52
VSS25
SHLD2
GND
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
Silkscreen:
DDR3 SO-DIMM
"DDR3 SODIMM A"
SODIMM SOCKET SA[1:0]64-BIT J1 01
DDR3 SODIMM A
IIC Address =
0b1010001 (0x51)
0b0011001 (0x19)
01
1.0
10 57
9-19-2012_15:39
DN
DIMMCAGE1
SODIMM_CAGE
DDR3_A_TEMP_EVENT_B
9
2
1R1094.7K1/10W
5%
VCC3V3
2
1 R74.7K1/10W5%
9DDR3_A_RESET_B
NC
9DDR3_A_CKE1
9DDR3_A_CKE0
VCC1V5_FPGA
DDR3_A_DM0
8
225
224
205
222
220
221
218
219
216
217
214
215
212
213
210
211
208
209
207
66
196
195
190
189
185
184
179
178
173
172
168
167
162
161
156
155
151
150
145
144
139
138
134
133
128
127
72
98
97
107
84
83
119
80
78
96
95
92
91
90
86
89
85
109
108
79
115
103
101
104
102
73
74
11
28
46
63
136
153
170
187
5 7
33
35
22
24
34
36
39
41
51
53
15
40
42
50
52
57
59
67
69
56
58
17
68
70
129
131
141
143
130
132
140
142
4
147
149
157
159
146
148
158
160
163
6
175
177
166
174
176
181
183
191
193
16
180
182
192
194
18
21
23
10
12
27
29
45
47
62
64
135
137
152
154
169
171
186
188
198
77
122
116
120
110
30
114
121
197
201
202
200
125
75
100
105
106
111
112
117
118
123
124
76
81
82
87
88
93
94
99
199
126
1
2
26
31
32
37
38
43
44
48
49
543
55
60
61
658 9
13
14
19
20
25
203
204
113
165
164
71
206
J1
DDR3_SO-DIMM_SHIELDED
2
1R64.7K1/10W5% 2
1 R54.7K1/10W5%
IIC_SDA_DDR3 14,29IIC_SCL_DDR3 14,29
DDR3_A_D6
8
DDR3_A_DQS0_P
8
DDR3_A_DQS0_N
8
DDR3_A_D0
8
DDR3_A_D4
8
DDR3_A_ODT0
9
DDR3_A_D62
8DDR3_A_D63
8
DDR3_A_DM3
8
DDR3_A_DM1
8DDR3_A_DQS1_N
8DDR3_A_DQS1_P
8
DDR3_A_D11
8
DDR3_A_DQS2_N
8DDR3_A_DQS2_P
8DDR3_A_DM2
8
DDR3_A_DQS3_N
8DDR3_A_DQS3_P
8
DDR3_A_DQS7_N
8DDR3_A_DQS7_P
8
DDR3_A_DQS6_P
8DDR3_A_DM6
8
DDR3_A_DM7
8
DDR3_A_DQS6_N
8
DDR3_A_DQS5_P
8
DDR3_A_DQS5_N
8
DDR3_A_DM5
8
DDR3_A_DQS4_P
8
DDR3_A_DQS4_N
8
DDR3_A_DM4
8
DDR3_A_BA2
9DDR3_A_BA1
9DDR3_A_BA0
9DDR3_A_RAS_B
9DDR3_A_WE_B
9DDR3_A_CAS_B
9
DDR3_A_ODT1
9
DDR3_A_S1_B
9
DDR3_A_CLK1_N
9
DDR3_A_CLK1_P
9
DDR3_A_CLK0_N
9
DDR3_A_CLK0_P
9
DDR3_A_A10
9
DDR3_A_A5
9
DDR3_A_A3
9
DDR3_A_A11
9
DDR3_A_A7
9
DDR3_A_A8
9
DDR3_A_A15
9DDR3_A_A14
9DDR3_A_A13
9DDR3_A_A12
9
DDR3_A_A9
9
DDR3_A_A6
9
DDR3_A_A4
9
DDR3_A_A2
9DDR3_A_A1
9DDR3_A_A0
9
DDR3_A_S0_B
9
DDR3_A_D32
8DDR3_A_D36
8DDR3_A_D33
8DDR3_A_D37
8
DDR3_A_D38
8DDR3_A_D34
8DDR3_A_D39
8DDR3_A_D35
8
DDR3_A_D44
8DDR3_A_D40
8DDR3_A_D45
8DDR3_A_D41
8
DDR3_A_D42
8DDR3_A_D46
8DDR3_A_D43
8DDR3_A_D47
8
DDR3_A_D48
8DDR3_A_D52
8DDR3_A_D49
8DDR3_A_D53
8
DDR3_A_D50
8DDR3_A_D54
8DDR3_A_D51
8DDR3_A_D55
8
DDR3_A_D56
8DDR3_A_D60
8DDR3_A_D57
8DDR3_A_D61
8
DDR3_A_D58
8DDR3_A_D59
8
DDR3_A_D10
8
DDR3_A_D31
8
DDR3_A_D27
8
DDR3_A_D30
8
DDR3_A_D26
8
DDR3_A_D29
8
DDR3_A_D25
8
DDR3_A_D28
8
DDR3_A_D24
8
DDR3_A_D23
8
DDR3_A_D19
8
DDR3_A_D22
8
DDR3_A_D18
8
DDR3_A_D21
8
DDR3_A_D17
8
DDR3_A_D20
8
DDR3_A_D16
8
DDR3_A_D15
8
DDR3_A_D14
8
DDR3_A_D9
8
DDR3_A_D8
8
DDR3_A_D13
8
DDR3_A_D12
8
DDR3_A_D3
8
DDR3_A_D2
8
DDR3_A_D7
8
DDR3_A_D1
8
DDR3_A_D5
8
VTTVREF
VTTDDR
2
1R84.7K1/10W5%
VCC1V5_FPGA
NC
NC
2
1 R1104.7K1/10W5%
GND
GND
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
Place Nearpin 1 of DIMM
SCHEM, ROHS COMPLIANT
ASSY P/N: 0431748PCB P/N: 1280666SCH P/N: 0381499
IIC MUX
VC709 EVALUATION PLATFORM
SODIMM A DECOUPLING
01
1.0
DN11 57
9-19-2012_15:39
VCC1V5_FPGA
1
2
C200.1UF10VX5R
1
2
C1870.01UF25VX7R
8 7 6 5
4321
X5R
10V
0.1UF
CP4
1 2 3 4
5678
CP1
0.1UF
10V
X5R 1
2
C130.1UF10VX5R
VTTVREF
1
2
C280330UF10VTANT
1
2
C24910UF6.3VX5R
1
2
C150.1UF10VX5R
2
1
X5R10V0.1UFC14 1
2
C25010UF6.3VX5R
1
2
C180.1UF10VX5R
2
1
X5R10V0.1UFC171
2
C160.1UF10VX5R
2
1
X5R10V0.1UFC21
2
1
X5R10V0.1UFC19
2
1
X5R6.3V10UFC251
VTTDDR
8 7 6 5
4321
X5R
10V
0.1UF
CP2
1 2 3 4
5678
CP3
0.1UF
10V
X5R
1 2 3 4
5678
CP5
0.1UF
10V
X5R
8 7 6 5
4321
X5R
10V
0.1UF
CP6
1 2 3 4
5678
CP7
0.1UF
10V
X5R
8 7 6 5
4321
X5R
10V
0.1UF
CP8
1 2 3 4
5678
CP9
0.1UF
10V
X5R
VCC1V5_FPGAVCC1V5_FPGA
VTTDDR
GNDGND
GND
GND
GNDofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn ByGND
VCCO_31_BA13VCCO_31_AV12VCCO_31_AU15VCCO_31_AR11VCCO_31_AP14VCCO_31_AL13VCCO_31_AK16
IO_25_VRP_31_AP15IO_L24N_T3_31_BB12IO_L24P_T3_31_BA12IO_L23N_T3_31_BB13IO_L23P_T3_31_BB14IO_L22N_T3_31_AY13IO_L22P_T3_31_AY14
IO_L21N_T3_DQS_31_BA14IO_L21P_T3_DQS_31_BA15
IO_L20N_T3_31_AY12IO_L20P_T3_31_AW12
IO_L19N_T3_VREF_31_AY15IO_L19P_T3_31_AW15IO_L18N_T2_31_AV14IO_L18P_T2_31_AV15IO_L17N_T2_31_AU12IO_L17P_T2_31_AT12IO_L16N_T2_31_AT15IO_L16P_T2_31_AR15
IO_L15N_T2_DQS_31_AR12IO_L15P_T2_DQS_31_AP12IO_L14N_T2_SRCC_31_AW13IO_L14P_T2_SRCC_31_AV13IO_L13N_T2_MRCC_31_AU13IO_L13P_T2_MRCC_31_AU14IO_L12N_T1_MRCC_31_AR13IO_L12P_T1_MRCC_31_AP13IO_L11N_T1_SRCC_31_AT14IO_L11P_T1_SRCC_31_AR14
IO_L10N_T1_31_AP11IO_L10P_T1_31_AN11
IO_L9N_T1_DQS_31_AN14IO_L9P_T1_DQS_31_AN15
IO_L8N_T1_31_AM11IO_L8P_T1_31_AM12IO_L7N_T1_31_AN13IO_L7P_T1_31_AM13
IO_L6N_T0_VREF_31_AL12IO_L6P_T0_31_AK12IO_L5N_T0_31_AL15IO_L5P_T0_31_AL16IO_L4N_T0_31_AJ12IO_L4P_T0_31_AJ13
IO_L3N_T0_DQS_31_AL14IO_L3P_T0_DQS_31_AK15
IO_L2N_T0_31_AK13IO_L2P_T0_31_AK14IO_L1N_T0_31_AJ15IO_L1P_T0_31_AJ16IO_0_VRN_31_AM14
XC7VX690TFFG1761BANK 31
VCCO_33_BA23VCCO_33_AV22VCCO_33_AR21VCCO_33_AP24VCCO_33_AM20VCCO_33_AL23
IO_25_VRP_33_AN20IO_L24N_T3_33_BB23IO_L24P_T3_33_BB24IO_L23N_T3_33_BB21IO_L23P_T3_33_BA21IO_L22N_T3_33_BA24IO_L22P_T3_33_AY24
IO_L21N_T3_DQS_33_BB22IO_L21P_T3_DQS_33_BA22
IO_L20N_T3_33_BA25IO_L20P_T3_33_AY25
IO_L19N_T3_VREF_33_AY22IO_L19P_T3_33_AY23IO_L18N_T2_33_AV24IO_L18P_T2_33_AU24IO_L17N_T2_33_AW21IO_L17P_T2_33_AV21IO_L16N_T2_33_AT24IO_L16P_T2_33_AR24
IO_L15N_T2_DQS_33_AU21IO_L15P_T2_DQS_33_AT21
IO_L14N_T2_SRCC_33_AW22IO_L14P_T2_SRCC_33_AW23IO_L13N_T2_MRCC_33_AV23IO_L13P_T2_MRCC_33_AU23IO_L12N_T1_MRCC_33_AU22IO_L12P_T1_MRCC_33_AT22IO_L11N_T1_SRCC_33_AR22IO_L11P_T1_SRCC_33_AR23
IO_L10N_T1_33_AP21IO_L10P_T1_33_AN21
IO_L9N_T1_DQS_33_AP22IO_L9P_T1_DQS_33_AP23
IO_L8N_T1_33_AN23IO_L8P_T1_33_AM23IO_L7N_T1_33_AN24IO_L7P_T1_33_AM24
IO_L6N_T0_VREF_33_AM22IO_L6P_T0_33_AL22IO_L5N_T0_33_AJ20IO_L5P_T0_33_AJ21IO_L4N_T0_33_AM21IO_L4P_T0_33_AL21
IO_L3N_T0_DQS_33_AK22IO_L3P_T0_DQS_33_AJ22
IO_L2N_T0_33_AL20IO_L2P_T0_33_AK20IO_L1N_T0_33_AK23IO_L1P_T0_33_AJ23IO_0_VRN_33_AL24
XC7VX690TFFG1761BANK 33
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Bank 33
FPGA BankS 31, 33
BA23AV22AR21AP24AM20AL23
AN20BB23BB24BB21BA21BA24AY24BB22BA22BA25AY25AY22AY23AV24AU24AW21AV21AT24AR24AU21AT21AW22AW23AV23AU23AU22AT22AR22AR23AP21AN21AP22AP23AN23AM23AN24AM24AM22AL22AJ20AJ21AM21AL21AK22AJ22AL20AK20AK23AJ23AL24
U? SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
BA13AV12AU15AR11AP14AL13AK16
AP15BB12BA12BB13BB14AY13AY14BA14BA15AY12AW12AY15AW15AV14AV15AU12AT12AT15AR15AR12AP12AW13AV13AU13AU14AR13AP13AT14AR14AP11AN11AN14AN15AM11AM12AN13AM13AL12AK12AL15AL16AJ12AJ13AL14AK15AK13AK14AJ15AJ16AM14
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
DN
12-21-2012_12:08
5712
1.0
01
DDR3_B_D51 14
DDR3_B_D54 14
DDR3_B_D55 14
DDR3_B_D50 14
DDR3_B_D49 14
DDR3_B_D53 14
DDR3_B_D52 14
14DDR3_B_D59DDR3_B_D63 14
DDR3_B_D62 14
DDR3_B_D58 14
DDR3_B_D60 14DDR3_B_D61 14
DDR3_B_D56 14DDR3_B_D57 14
DDR3_B_D42 14
DDR3_B_D45 14
DDR3_B_D44 14
DDR3_B_D41 14
DDR3_B_D43 14
DDR3_B_D47 14
DDR3_B_D33 14
DDR3_B_D32 14DDR3_B_D37 14
DDR3_B_D36 14DDR3_B_D38 14
DDR3_B_D39 14
DDR3_B_D35 14
14DDR3_B_D19
14DDR3_B_D18
14DDR3_B_D1614DDR3_B_D1714DDR3_B_D2114DDR3_B_D20
14DDR3_B_D2314DDR3_B_D22
14DDR3_B_D3014DDR3_B_D31
14DDR3_B_D26
14DDR3_B_D2514DDR3_B_D27
14DDR3_B_D28
14DDR3_B_D3
14DDR3_B_D2
14DDR3_B_D7DDR3_B_D6 14
14DDR3_B_D014DDR3_B_D1
14DDR3_B_D15
14DDR3_B_D1114DDR3_B_D10
14DDR3_B_D14
14DDR3_B_D1314DDR3_B_D12
14DDR3_B_D814DDR3_B_D9
VCC1V5_FPGA
12VRP_31
VRN_31 12
NC
NC
VTTVREF
VTTVREF
2
1 R45180.61/10W1%
2
1 R45280.61/10W1%
12 VRP_33
12 VRN_33
VCC1V5_FPGAVCC1V5_FPGA
2
1
X5R25V0.1UFC27 1
2
C260.1UF25VX5R
2
1 R10680.61/10W1%
2
1 R10580.61/10W1%
VRP_3112
VRN_3112
2
1
X5R25V0.1UFC29 1
2
C280.1UF25VX5R
VCC1V5_FPGA
2
1 C163100UF6.3X5R
VCC1V5_FPGA
2
1 C164100UF6.3X5R
VCC1V5_FPGA
14DDR3_B_DM7
DDR3_B_DQS7_P 14DDR3_B_DQS7_N 14
DDR3_B_DM5 14
DDR3_B_DQS5_N 14
DDR3_B_DQS5_P 14
DDR3_B_D40 14
12VRN_33
14DDR3_B_DQS1_P
14DDR3_B_DQS1_N
14DDR3_B_DM1
14DDR3_B_D5
14DDR3_B_D4
14DDR3_B_DQS0_P
14DDR3_B_DQS0_N
14DDR3_B_DM0NC
14DDR3_B_DQS2_P
14DDR3_B_DQS2_N
14DDR3_B_DM2NC
14DDR3_B_D29
14DDR3_B_DQS3_P
14DDR3_B_DQS3_N
14DDR3_B_D24
14DDR3_B_DM3
12VRP_33
DDR3_B_D34 14
DDR3_B_DQS4_P 14DDR3_B_DQS4_N 14
DDR3_B_DM4 14
DDR3_B_DM6 14
DDR3_B_D48 14
DDR3_B_DQS6_N 14
DDR3_B_DQS6_P 14
DDR3_B_D46 14
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCO_32_BB20VCCO_32_AY16VCCO_32_AW19VCCO_32_AT18VCCO_32_AN17VCCO_32_AJ19
IO_25_VRP_32_AP16IO_L24N_T3_32_BA19IO_L24P_T3_32_AY19IO_L23N_T3_32_BB16IO_L23P_T3_32_BA16IO_L22N_T3_32_BA20IO_L22P_T3_32_AY20
IO_L21N_T3_DQS_32_BB17IO_L21P_T3_DQS_32_BA17
IO_L20N_T3_32_AW20IO_L20P_T3_32_AV20
IO_L19N_T3_VREF_32_BB18IO_L19P_T3_32_BB19IO_L18N_T2_32_AU16IO_L18P_T2_32_AT16IO_L17N_T2_32_AW16IO_L17P_T2_32_AV16IO_L16N_T2_32_AT19IO_L16P_T2_32_AT20
IO_L15N_T2_DQS_32_AV19IO_L15P_T2_DQS_32_AU19
IO_L14N_T2_SRCC_32_AW17IO_L14P_T2_SRCC_32_AW18IO_L13N_T2_MRCC_32_AY17IO_L13P_T2_MRCC_32_AY18IO_L12N_T1_MRCC_32_AU17IO_L12P_T1_MRCC_32_AT17IO_L11N_T1_SRCC_32_AV18IO_L11P_T1_SRCC_32_AU18
IO_L10N_T1_32_AR17IO_L10P_T1_32_AR18
IO_L9N_T1_DQS_32_AN18IO_L9P_T1_DQS_32_AN19
IO_L8N_T1_32_AR19IO_L8P_T1_32_AP20IO_L7N_T1_32_AP17IO_L7P_T1_32_AP18
IO_L6N_T0_VREF_32_AJ17IO_L6P_T0_32_AJ18IO_L5N_T0_32_AN16IO_L5P_T0_32_AM16IO_L4N_T0_32_AK18IO_L4P_T0_32_AK19
IO_L3N_T0_DQS_32_AM17IO_L3P_T0_DQS_32_AM18
IO_L2N_T0_32_AL17IO_L2P_T0_32_AK17IO_L1N_T0_32_AM19IO_L1P_T0_32_AL19IO_0_VRN_32_AR20
XC7VX690TFFG1761BANK 32
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Banks 12, 32
FPGA Banks 32
BB20AY16AW19AT18AN17AJ19
AP16BA19AY19BB16BA16BA20AY20BB17BA17AW20AV20BB18BB19AU16AT16AW16AV16AT19AT20AV19AU19AW17AW18AY17AY18AU17AT17AV18AU18AR17AR18AN18AN19AR19AP20AP17AP18AJ17AJ18AN16AM16AK18AK19AM17AM18AL17AK17AM19AL19AR20
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
DN
12-21-2012_12:08
5713
1.0
01
NC
DDR3_B_A15 14
SYSCLK_233_N3,13
3,13 SYSCLK_233_P
SYSCLK_233_N 3,133,13SYSCLK_233_P
DDR3_B_TEMP_EVENT_B14DDR3_B_RESET_B 14
DDR3_B_ODT0 14
DDR3_B_ODT1 14
DDR3_B_S0_B 14
DDR3_B_S1_B 14
DDR3_B_CKE0 14
DDR3_B_CKE1 14
DDR3_B_BA0 14
DDR3_B_BA1 14
DDR3_B_BA2 14
DDR3_B_A0 14
DDR3_B_A1 14
DDR3_B_A3 14DDR3_B_A2 14
DDR3_B_A4 14
DDR3_B_A5 14
DDR3_B_A6 14
DDR3_B_A7 14
DDR3_B_A8 14
DDR3_B_A9 14
DDR3_B_A10 14
DDR3_B_A11 14
DDR3_B_A12 14
DDR3_B_A13 14
DDR3_B_A14 14
VCC1V5_FPGA
VTTVREF
2
1
X5R25V0.1UFC541
2
C530.1UF25VX5R
DDR3_B_CLK1_P 14DDR3_B_CLK1_N 14
NC
DDR3_B_WE_B 14DDR3_B_RAS_B 14DDR3_B_CAS_B 14
NC
NCNCNCNC
NCNCNC
14DDR3_B_CLK0_PDDR3_B_CLK0_N 14
2
1 R43DNP1/10W1%
NC
NC
2
1 C165100UF6.3X5R
VCC1V5_FPGA
GND
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCC3V3
GND
TAB2
TAB1
SHLD1
SHLD18
SHLD16
SHLD17
SHLD14
SHLD15
SHLD12
SHLD13
SHLD10
SHLD11
SHLD8
SHLD9
SHLD6
SHLD7
SHLD4
SHLD5
SHLD3
VSS24
VSS52
VSS51
VSS50
VSS49
VSS48
VSS47
VSS46
VSS45
VSS44
VSS43
VSS42
VSS41
VSS40
VSS39
VSS38
VSS37
VSS36
VSS35
VSS34
VSS33
VSS32
VSS31
VSS30
VSS29
VSS28
VSS27
VSS26
A0
A1
A10/AP
A11
A12_BC_N
A13
A14
A15
A2
A3
A4
A5
A6
A7
A8
A9
BA0
BA1
BA2
CAS_B
CK0_N
CK0_P
CK1_N
CK1_P
CKE0
CKE1
DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
DQ0
DQ1
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ2
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ3
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ4
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ5
DQ50
DQ51
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ6
DQ60
DQ61
DQ62
DQ63
DQ7
DQ8
DQ9
DQS0_N
DQS0_P
DQS1_N
DQS1_P
DQS2_N
DQS2_P
DQS3_N
DQS3_P
DQS4_N
DQS4_P
DQS5_N
DQS5_P
DQS6_N
DQS6_P
DQS7_N
DQS7_P
EVENT_B
NC1
NC2
ODT0
ODT1
RAS_B
RESET_B
S0_B
S1_B
SA0
SA1
SCL
SDA
TEST
VDD1
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDDSPD
VREFCA
VREFDQ
VSS1
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS2
VSS20
VSS21
VSS22
VSS23
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VTT1
VTT2
WE_B
DQ49
DQ52
VSS25
SHLD2
IIC Address =
SODIMM SOCKET SA[1:0]
DDR3 SO-DIMM
Silkscreen:
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
"DDR3 SODIMM B"
DDR3 SODIMM B
64-BIT J3 10
0b1010010 (0x52)
0b0011010 (0x1A)
DN
9-19-2012_15:39
5714
1.0
01
DDR3_B_RESET_B
13
DDR3_B_TEMP_EVENT_B
13
2
1R1114.7K1/10W
5%
225
224
205
222
220
221
218
219
216
217
214
215
212
213
210
211
208
209
207
66
196
195
190
189
185
184
179
178
173
172
168
167
162
161
156
155
151
150
145
144
139
138
134
133
128
127
72
98
97
107
84
83
119
80
78
96
95
92
91
90
86
89
85
109
108
79
115
103
101
104
102
73
74
11
28
46
63
136
153
170
187
5 7
33
35
22
24
34
36
39
41
51
53
15
40
42
50
52
57
59
67
69
56
58
17
68
70
129
131
141
143
130
132
140
142
4
147
149
157
159
146
148
158
160
163
6
175
177
166
174
176
181
183
191
193
16
180
182
192
194
18
21
23
10
12
27
29
45
47
62
64
135
137
152
154
169
171
186
188
198
77
122
116
120
110
30
114
121
197
201
202
200
125
75
100
105
106
111
112
117
118
123
124
76
81
82
87
88
93
94
99
199
126
1
2
26
31
32
37
38
43
44
48
49
543
55
60
61
658 9
13
14
19
20
25
203
204
113
165
164
71
206
J3
DDR3_SO-DIMM_SHIELDED
VCC1V5_FPGA
VTTVREF
VTTDDRVCC1V5_FPGA
DIMMCAGE2
SODIMM_CAGE
2
1R174.7K1/10W5% 2
1 R104.7K1/10W5%
2
1 R34.7K1/10W5%2
1R14.7K1/10W5%
12
DDR3_B_D52
12
DDR3_B_D49
13
DDR3_B_WE_B
NC
10,29IIC_SDA_DDR3
10,29IIC_SCL_DDR3
13
DDR3_B_S1_B
13
DDR3_B_S0_B
13
DDR3_B_RAS_B
13
DDR3_B_ODT1
13
DDR3_B_ODT0
NC
NC
12
DDR3_B_DQS7_P
12
DDR3_B_DQS7_N
12
DDR3_B_DQS6_P
12
DDR3_B_DQS6_N
12
DDR3_B_DQS5_P
12
DDR3_B_DQS5_N
12
DDR3_B_DQS4_P
12
DDR3_B_DQS4_N
12
DDR3_B_DQS3_P
12
DDR3_B_DQS3_N
12
DDR3_B_DQS2_P
12
DDR3_B_DQS2_N
12
DDR3_B_DQS1_P
12
DDR3_B_DQS1_N
12
DDR3_B_DQS0_P
12
DDR3_B_DQS0_N
12
DDR3_B_D9
12
DDR3_B_D8
12
DDR3_B_D7
12
DDR3_B_D63
12
DDR3_B_D62
12
DDR3_B_D61
12
DDR3_B_D60
12
DDR3_B_D6
12
DDR3_B_D59
12
DDR3_B_D58
12
DDR3_B_D57
12
DDR3_B_D56
12
DDR3_B_D55
12
DDR3_B_D54
12
DDR3_B_D53
12
DDR3_B_D51
12
DDR3_B_D50
12
DDR3_B_D5
12
DDR3_B_D48
12
DDR3_B_D47
12
DDR3_B_D46
12
DDR3_B_D45
12
DDR3_B_D44
12
DDR3_B_D43
12
DDR3_B_D42
12
DDR3_B_D41
12
DDR3_B_D40
12
DDR3_B_D4
12
DDR3_B_D39
12
DDR3_B_D38
12
DDR3_B_D37
12
DDR3_B_D36
12
DDR3_B_D35
12
DDR3_B_D34
12
DDR3_B_D33
12
DDR3_B_D32
12
DDR3_B_D31
12
DDR3_B_D30
12
DDR3_B_D3
12
DDR3_B_D29
12
DDR3_B_D28
12
DDR3_B_D27
12
DDR3_B_D26
12
DDR3_B_D25
12
DDR3_B_D24
12
DDR3_B_D23
12
DDR3_B_D22
12
DDR3_B_D21
12
DDR3_B_D20
12
DDR3_B_D2
12
DDR3_B_D19
12
DDR3_B_D18
12
DDR3_B_D17
12
DDR3_B_D16
12
DDR3_B_D15
12
DDR3_B_D14
12
DDR3_B_D13
12
DDR3_B_D12
12
DDR3_B_D11
12
DDR3_B_D10
12
DDR3_B_D1
12
DDR3_B_D0
12
DDR3_B_DM7
12
DDR3_B_DM6
12
DDR3_B_DM5
12
DDR3_B_DM4
12
DDR3_B_DM3
12
DDR3_B_DM2
12
DDR3_B_DM1
12
DDR3_B_DM0
13
DDR3_B_CLK1_P
13
DDR3_B_CLK1_N
13
DDR3_B_CLK0_P
13
DDR3_B_CLK0_N
13
DDR3_B_CAS_B
13
DDR3_B_BA2
13
DDR3_B_BA1
13
DDR3_B_BA0
13
DDR3_B_A9
13
DDR3_B_A8
13
DDR3_B_A7
13
DDR3_B_A6
13
DDR3_B_A5
13
DDR3_B_A4
13
DDR3_B_A3
13
DDR3_B_A2
13
DDR3_B_A15
13
DDR3_B_A14
13
DDR3_B_A13
13
DDR3_B_A12
13
DDR3_B_A11
13
DDR3_B_A10
13
DDR3_B_A1
13
DDR3_B_A0
DDR3_B_CKE0
13
DDR3_B_CKE1
13
VCC3V3
2
1 R1124.7K1/10W5%
GND
GND
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
Place Nearpin 1 of DIMM
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
10/100/1000 PHY
SODIMM B DECOUPLING
DN
9-19-2012_15:39
5715
1.0
01
VCC1V5_FPGA
1
2
C710.1UF10VX5R
1
2
C1090.01UF25VX7R
8 7 6 5
4321
X5R
10V
0.1UF
CP18
1 2 3 4
5678
CP170.1UF
10V
X5R 1
2
C700.1UF10VX5R
VTTVREF
1
2
C113330UF10VTANT
1
2
C11210UF6.3VX5R
1
2
C690.1UF10VX5R
2
1
X5R10V0.1UFC68 1
2
C11110UF6.3VX5R
1
2
C670.1UF10VX5R
2
1
X5R10V0.1UFC461
2
C430.1UF10VX5R
2
1
X5R10V0.1UFC4
2
1
X5R10V0.1UFC3
2
1
X5R6.3V10UFC110
VTTDDR
8 7 6 5
4321
X5R
10V
0.1UF
CP16
1 2 3 4
5678
CP150.1UF
10V
X5R
1 2 3 4
5678
CP140.1UF
10V
X5R
8 7 6 5
4321
X5R
10V
0.1UF
CP13
1 2 3 4
5678
CP120.1UF
10V
X5R
8 7 6 5
4321
X5R
10V
0.1UF
CP11
1 2 3 4
5678
CP100.1UF
10V
X5R
VCC1V5_FPGAVCC1V5_FPGA
VTTDDR
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND
VCCO_36_P24VCCO_36_N27VCCO_36_L23VCCO_36_K26VCCO_36_J29VCCO_36_H22VCCO_36_G25
IO_25_VRP_36_M26IO_L24N_T3_36_L27IO_L24P_T3_36_M27IO_L23N_T3_36_N24IO_L23P_T3_36_N23IO_L22N_T3_36_N26IO_L22P_T3_36_N25
IO_L21N_T3_DQS_36_P23IO_L21P_T3_DQS_36_P22
IO_L20N_T3_36_P26IO_L20P_T3_36_P25
IO_L19N_T3_VREF_36_N21IO_L19P_T3_36_P21IO_L18N_T2_36_L21IO_L18P_T2_36_M21IO_L17N_T2_36_J22IO_L17P_T2_36_K22IO_L16N_T2_36_L26IO_L16P_T2_36_L25
IO_L15N_T2_DQS_36_L22IO_L15P_T2_DQS_36_M22
IO_L14N_T2_SRCC_36_J23IO_L14P_T2_SRCC_36_K23IO_L13N_T2_MRCC_36_L24IO_L13P_T2_MRCC_36_M24IO_L12N_T1_MRCC_36_J26IO_L12P_T1_MRCC_36_J25IO_L11N_T1_SRCC_36_K25IO_L11P_T1_SRCC_36_K24
IO_L10N_T1_36_J27IO_L10P_T1_36_K27
IO_L9N_T1_DQS_36_H29IO_L9P_T1_DQS_36_H28
IO_L8N_T1_36_J28IO_L8P_T1_36_K28IO_L7N_T1_36_G29IO_L7P_T1_36_G28
IO_L6N_T0_VREF_36_G23IO_L6P_T0_36_H23IO_L5N_T0_36_G27IO_L5P_T0_36_G26IO_L4N_T0_36_G22IO_L4P_T0_36_G21
IO_L3N_T0_DQS_36_H26IO_L3P_T0_DQS_36_H25
IO_L2N_T0_36_H21IO_L2P_T0_36_J21IO_L1N_T0_36_G24IO_L1P_T0_36_H24IO_0_VRN_36_M23
XC7VX690TFFG1761BANK 36
VCCO_19_R41VCCO_19_N37VCCO_19_M40VCCO_19_J39VCCO_19_H42VCCO_19_E41VCCO_19_B40
IO_25_VRP_19_N36IO_L24N_T3_19_N40IO_L24P_T3_19_N39IO_L23N_T3_19_P40IO_L23P_T3_19_R40IO_L22N_T3_19_M39IO_L22P_T3_19_N38
IO_L21N_T3_DQS_19_P42IO_L21P_T3_DQS_19_R42
IO_L20N_T3_19_M38IO_L20P_T3_19_M37
IO_L19N_T3_VREF_19_N41IO_L19P_T3_19_P41IO_L18N_T2_19_L37IO_L18P_T2_19_M36IO_L17N_T2_19_K38IO_L17P_T2_19_K37IO_L16N_T2_19_L42IO_L16P_T2_19_M42
IO_L15N_T2_DQS_19_J42IO_L15P_T2_DQS_19_K42
IO_L14N_T2_SRCC_19_L41IO_L14P_T2_SRCC_19_M41IO_L13N_T2_MRCC_19_L40IO_L13P_T2_MRCC_19_L39IO_L12N_T1_MRCC_19_K40IO_L12P_T1_MRCC_19_K39IO_L11N_T1_SRCC_19_J41IO_L11P_T1_SRCC_19_J40
IO_L10N_T1_19_F41IO_L10P_T1_19_F40
IO_L9N_T1_DQS_19_G42IO_L9P_T1_DQS_19_G41
IO_L8N_T1_19_G39IO_L8P_T1_19_H39IO_L7N_T1_19_H41IO_L7P_T1_19_H40
IO_L6N_T0_VREF_19_C41IO_L6P_T0_19_C40IO_L5N_T0_19_E42IO_L5P_T0_19_F42IO_L4N_T0_19_B42IO_L4P_T0_19_B41
IO_L3N_T0_DQS_19_D42IO_L3P_T0_DQS_19_D41
IO_L2N_T0_19_A41IO_L2P_T0_19_A40IO_L1N_T0_19_D40IO_L1P_T0_19_E40IO_0_VRN_19_L36
XC7VX690TFFG1761BANK 19
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Banks 18, 19
FPGA Banks 36, 19
R41N37M40J39H42E41B40
N36N40N39P40R40M39N38P42R42M38M37N41P41L37M36K38K37L42M42J42K42L41M41L40L39K40K39J41J40F41F40G42G41G39H39H41H40C41C40E42F42B42B41D42D41A41A40D40E40L36
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
P24N27L23K26J29H22G25
M26L27M27N24N23N26N25P23P22P26P25N21P21L21M21J22K22L26L25L22M22J23K23L24M24J26J25K25K24J27K27H29H28J28K28G29G28G23H23G27G26G22G21H26H25H21J21G24H24M23
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
01
1.0
16 57
12-21-2012_13:14
DN
FMC1_VIO_B_M2CVCC1V8_FPGA
VCC1V8_FPGA
16VRN_19NC
2
1 R4491001/10W1%
2
1
1%1/10W100R450
16 VRN_19
16 VRP_19
FMC1_HPC_LA14_P 1819FMC1_HPC_LA12_N 19FMC1_HPC_LA12_P
FMC1_HPC_LA10_N 18
FMC1_HPC_LA10_P 18
FMC1_HPC_LA09_N 18
FMC1_HPC_LA09_P 18
FMC1_HPC_LA08_N 19
FMC1_HPC_LA08_P 1920FMC1_HPC_LA02_N 20FMC1_HPC_LA02_P 20FMC1_HPC_LA15_N 20FMC1_HPC_LA15_P
FMC1_HPC_LA16_N 19
FMC1_HPC_LA16_P 19
FMC1_HPC_LA03_N 19
FMC1_HPC_LA03_P 1918FMC1_HPC_LA06_N 18FMC1_HPC_LA06_P 18FMC1_HPC_LA05_N 18FMC1_HPC_LA05_P
FMC1_HPC_CLK0_M2C_N 20
FMC1_HPC_CLK0_M2C_P 20
FMC1_HPC_LA00_CC_N 19
FMC1_HPC_LA00_CC_P 19
FMC1_HPC_LA01_CC_N 18
FMC1_HPC_LA01_CC_P 18
FMC1_HPC_LA11_N 20
FMC1_HPC_LA11_P 20
FMC1_HPC_LA07_N 20
FMC1_HPC_LA07_P 20
FMC1_HPC_LA13_N 18
FMC1_HPC_LA13_P 18
FMC1_HPC_LA04_N 20
FMC1_HPC_LA04_P 20
NCNCNCNCNCNCNCNCNCNCNCNC
16VRP_19FMC1_HPC_LA14_N 18
FMC1_HPC_HB10_N 20
FMC1_HPC_HB10_P 20
FMC1_HPC_HB18_N 20
FMC1_HPC_HB18_P 20
20FMC1_HPC_HB14_N 20FMC1_HPC_HB14_P
20FMC1_HPC_HB15_N 20FMC1_HPC_HB15_P
FMC1_HPC_HB01_N 20
FMC1_HPC_HB01_P 20
20FMC1_HPC_HB07_N 20FMC1_HPC_HB07_P
FMC1_HPC_HB11_N 20
FMC1_HPC_HB11_P 20
FMC1_HPC_HB21_N 19
FMC1_HPC_HB21_P 19
FMC1_HPC_HB20_N 19
FMC1_HPC_HB20_P 19
19FMC1_HPC_HB13_N 19FMC1_HPC_HB13_P
FMC1_HPC_HB16_N 19
FMC1_HPC_HB16_P 19
FMC1_HPC_HB19_N 19
FMC1_HPC_HB19_P 19
19FMC1_HPC_HB12_N 19FMC1_HPC_HB12_P
FMC1_HPC_HB08_N 19
FMC1_HPC_HB08_P 19
19FMC1_HPC_HB04_N 19FMC1_HPC_HB04_P
19FMC1_HPC_HB05_N 19FMC1_HPC_HB05_P
FMC1_HPC_HB02_N 19
FMC1_HPC_HB02_P 19
FMC1_HPC_HB03_N 19
FMC1_HPC_HB03_P 19
FMC1_HPC_HB09_P 19FMC1_HPC_HB09_N 19
FMC1_HPC_HB00_CC_P 20FMC1_HPC_HB00_CC_N 20FMC1_HPC_HB17_CC_P 20FMC1_HPC_HB17_CC_N 2020FMC1_HPC_HB06_CC_P
20FMC1_HPC_HB06_CC_N
NCNCNCNCNC
VCC1V8_FPGA
2
1 C156100UF6.3X5R1
2
C404100UF6.3X5R
FMC1_VIO_B_M2C
GND GND
GND ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCO_34_W29VCCO_34_T28VCCO_34_R31VCCO_34_M30VCCO_34_L33VCCO_34_H32
IO_25_VRP_34_U28IO_L24N_T3_34_Y30IO_L24P_T3_34_Y29IO_L23N_T3_34_U29IO_L23P_T3_34_V29IO_L22N_T3_34_W31IO_L22P_T3_34_W30
IO_L21N_T3_DQS_34_T30IO_L21P_T3_DQS_34_T29
IO_L20N_T3_34_V31IO_L20P_T3_34_V30
IO_L19N_T3_VREF_34_T31IO_L19P_T3_34_U31IO_L18N_T2_34_P31IO_L18P_T2_34_R30IO_L17N_T2_34_N29IO_L17P_T2_34_N28IO_L16N_T2_34_P28IO_L16P_T2_34_R28
IO_L15N_T2_DQS_34_M29IO_L15P_T2_DQS_34_M28IO_L14N_T2_SRCC_34_N31IO_L14P_T2_SRCC_34_P30IO_L13N_T2_MRCC_34_M31IO_L13P_T2_MRCC_34_N30IO_L12N_T1_MRCC_34_K32IO_L12P_T1_MRCC_34_L31IO_L11N_T1_SRCC_34_L32IO_L11P_T1_SRCC_34_M32
IO_L10N_T1_34_H31IO_L10P_T1_34_J31
IO_L9N_T1_DQS_34_L30IO_L9P_T1_DQS_34_L29
IO_L8N_T1_34_H30IO_L8P_T1_34_J30IO_L7N_T1_34_K30IO_L7P_T1_34_K29
IO_L6N_T0_VREF_34_H35IO_L6P_T0_34_H34IO_L5N_T0_34_M34IO_L5P_T0_34_M33IO_L4N_T0_34_L35IO_L4P_T0_34_L34
IO_L3N_T0_DQS_34_K34IO_L3P_T0_DQS_34_K33
IO_L2N_T0_34_J33IO_L2P_T0_34_J32IO_L1N_T0_34_J35IO_L1P_T0_34_K35IO_0_VRN_34_R29
XC7VX690TFFG1761BANK 34
VCCO_35_K36VCCO_35_G35VCCO_35_F38VCCO_35_E31VCCO_35_D34VCCO_35_C37VCCO_35_A33
IO_25_VRP_35_G34IO_L24N_T3_35_H36IO_L24P_T3_35_J36IO_L23N_T3_35_G38IO_L23P_T3_35_H38IO_L22N_T3_35_J38IO_L22P_T3_35_J37
IO_L21N_T3_DQS_35_E39IO_L21P_T3_DQS_35_F39
IO_L20N_T3_35_G37IO_L20P_T3_35_G36
IO_L19N_T3_VREF_35_E38IO_L19P_T3_35_E37IO_L18N_T2_35_G33IO_L18P_T2_35_H33IO_L17N_T2_35_F35IO_L17P_T2_35_F34IO_L16N_T2_35_F37IO_L16P_T2_35_F36
IO_L15N_T2_DQS_35_F32IO_L15P_T2_DQS_35_G32
IO_L14N_T2_SRCC_35_D38IO_L14P_T2_SRCC_35_D37IO_L13N_T2_MRCC_35_E35IO_L13P_T2_MRCC_35_E34IO_L12N_T1_MRCC_35_C36IO_L12P_T1_MRCC_35_C35IO_L11N_T1_SRCC_35_D36IO_L11P_T1_SRCC_35_D35
IO_L10N_T1_AD15N_35_C34IO_L10P_T1_AD15P_35_C33
IO_L9N_T1_DQS_AD7N_35_D33IO_L9P_T1_DQS_AD7P_35_E33
IO_L8N_T1_AD14N_35_B33IO_L8P_T1_AD14P_35_B32IO_L7N_T1_AD6N_35_D32IO_L7P_T1_AD6P_35_E32IO_L6N_T0_VREF_35_B38
IO_L6P_T0_35_B37IO_L5N_T0_AD13N_35_C39IO_L5P_T0_AD13P_35_C38
IO_L4N_T0_35_A36IO_L4P_T0_35_A35
IO_L3N_T0_DQS_AD5N_35_A39IO_L3P_T0_DQS_AD5P_35_B39
IO_L2N_T0_AD12N_35_A34IO_L2P_T0_AD12P_35_B34IO_L1N_T0_AD4N_35_A37IO_L1P_T0_AD4P_35_B36
IO_0_VRN_35_G31
XC7VX690TFFG1761BANK 35
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Banks 34, 35
FPGA Banks 34,35 FMC1
K36G35F38E31D34C37A33
G34H36J36G38H38J38J37E39F39G37G36E38E37G33H33F35F34F37F36F32G32D38D37E35E34C36C35D36D35C34C33D33E33B33B32D32E32B38B37C39C38A36A35A39B39A34B34A37B36G31
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
W29T28R31M30L33H32
U28Y30Y29U29V29W31W30T30T29V31V30T31U31P31R30N29N28P28R28M29M28N31P30M31N30K32L31L32M32H31J31L30L29H30J30K30K29H35H34M34M33L35L34K34K33J33J32J35K35R29
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
DN
12-21-2012_12:08
5717
1.0
01
VCC1V8_FPGA
FMC1_HPC_LA20_N 1917VRP_34
17VRN_34
17 VRN_34
17 VRP_34
NC
18FMC1_HPC_LA26_N 18FMC1_HPC_LA26_PFMC1_HPC_LA25_N 19
FMC1_HPC_LA25_P 19
FMC1_HPC_LA27_N 18
FMC1_HPC_LA27_P 18
FMC1_HPC_LA23_N 18
FMC1_HPC_LA23_P 18
20FMC1_HPC_LA28_P
20FMC1_HPC_LA28_N
FMC1_HPC_LA31_N 19
FMC1_HPC_LA31_P 19
19FMC1_HPC_LA22_N 19FMC1_HPC_LA22_P
FMC1_HPC_LA30_N 20
FMC1_HPC_LA30_P 2019FMC1_HPC_LA33_N 19FMC1_HPC_LA33_P
20FMC1_HPC_LA32_NFMC1_HPC_LA32_P 20
FMC1_HPC_LA18_CC_N 18
FMC1_HPC_LA18_CC_P 18
FMC1_HPC_LA17_CC_N 18
FMC1_HPC_LA17_CC_P 18
FMC1_HPC_CLK1_M2C_P 19FMC1_HPC_CLK1_M2C_N 19
FMC1_HPC_LA20_P 19
20FMC1_HPC_LA19_P
FMC1_HPC_LA29_P 19
FMC1_HPC_LA24_P 20
FMC1_HPC_LA21_P 20
FMC1_HPC_LA19_N 20
FMC1_HPC_LA21_N 20
FMC1_HPC_LA24_N 20
FMC1_HPC_LA29_N 19
NC
NCNC
NCNCNC
NCNCNCNC
NC
2
1
1%1/10W100R454
1
2
R4531001/10W1%
VCC1V8_FPGA
VCC1V8_FPGA
VCC1V8_FPGA
2
1 C158100UF6.3X5R
2
1 C157100UF6.3X5R
VCC1V8_FPGA
NCFMC1_HPC_HA13_P 19FMC1_HPC_HA13_N 19
19FMC1_HPC_HA20_P
19FMC1_HPC_HA20_N
19FMC1_HPC_HA16_PFMC1_HPC_HA16_N 19FMC1_HPC_HA23_P 20FMC1_HPC_HA23_N 20FMC1_HPC_HA07_P 20FMC1_HPC_HA07_N 20
19FMC1_HPC_HA12_P
19FMC1_HPC_HA12_N
19FMC1_HPC_HA09_P
19FMC1_HPC_HA09_N
19FMC1_HPC_HA19_P
19FMC1_HPC_HA19_NFMC1_HPC_HA02_P 20FMC1_HPC_HA02_N 20FMC1_HPC_HA15_P 19FMC1_HPC_HA15_N 19FMC1_HPC_HA01_CC_P 19FMC1_HPC_HA01_CC_N 19
20FMC1_HPC_HA17_CC_P
20FMC1_HPC_HA17_CC_NFMC1_HPC_HA00_CC_P 19FMC1_HPC_HA00_CC_N 19FMC1_HPC_HA21_P 20FMC1_HPC_HA21_N 20FMC1_HPC_HA05_P 19FMC1_HPC_HA05_N 19
20FMC1_HPC_HA22_P
20FMC1_HPC_HA22_NFMC1_HPC_HA04_P 19FMC1_HPC_HA04_N 19
20FMC1_HPC_HA03_P
20FMC1_HPC_HA03_NFMC1_HPC_HA14_P 20FMC1_HPC_HA14_N 20FMC1_HPC_HA06_P 20FMC1_HPC_HA06_N 20FMC1_HPC_HA18_P 20FMC1_HPC_HA18_N 20
20FMC1_HPC_HA11_P
20FMC1_HPC_HA11_NFMC1_HPC_HA10_P 20FMC1_HPC_HA10_N 20
19FMC1_HPC_HA08_P
19FMC1_HPC_HA08_NNC
VCC3V3
GND
VCC3V3
DP5_C2M_N
DP5_C2M_P
DP4_C2M_N
DP4_C2M_P
DP3_C2M_N
DP3_C2M_P
DP2_C2M_N
DP2_C2M_P
DP1_C2M_N
DP1_C2M_P
DP5_M2C_N
DP5_M2C_P
DP4_M2C_N
DP4_M2C_P
DP3_M2C_N
DP3_M2C_P
DP2_M2C_N
DP2_M2C_P
DP1_M2C_N
DP1_M2C_P
3P3V_1
12P0V_2
12P0V_1
GA0
SDA
SCL
LA27_N
LA27_P
LA18_N_CC
LA18_P_CC
LA14_N
LA14_P
LA10_N
LA10_P
LA06_N
LA06_P
DP0_M2C_N
DP0_M2C_P
DP0_C2M_N
DP0_C2M_P
VCC12_P
GND
GND
VCC12_P
VCC3V3
VCC3V3
DP6_C2M_P
DP7_C2M_N
DP7_C2M_P
DP8_C2M_N
DP8_C2M_P
DP9_C2M_N
DP9_C2M_P
GBTCLK1_M2C_N
GBTCLK1_M2C_P
DP6_M2C_P
DP7_M2C_N
DP7_M2C_P
DP8_M2C_N
DP8_M2C_P
DP9_M2C_N
DP6_C2M_N
DP9_M2C_P
RES0
CLK_DIR
DP6_M2C_N
3P3V_4
GA1
TRST_L
TMS
3P3VAUX
TDO
TDI
TCK
LA26_N
LA26_P
LA23_N
LA17_N_CC
LA17_P_CC
LA13_N
LA13_P
LA09_N
LA09_P
LA05_N
LA05_P
LA01_N_CC
LA01_P_CC
GBTCLK0_M2C_N
GBTCLK0_M2C_P
PG_C2M
LA23_P
3P3V_2
3P3V_3
A
B
GND
OE
VCC
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND
Switch is ClosedWhen OE = 1
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FMC 1 HPC Header, Rows A, B, C, D
ANSI/VITA 57.1 - Revised 2010FMC 1 HPC Header, Rows A, B, C, D
DN
9-19-2012_15:39
5718
1.0
01
VCC1V8
5,18FMC1_HPC_TDI_BUF
5,18FMC1_HPC_TDI_BUF
37FMC1_HPC_DP8_M2C_N
37FMC1_HPC_DP8_M2C_P
FMC1_TDO_FPGA_TDI 5,18
5,18FMC1_TDO_FPGA_TDI
NC
FMC1_HPC_TMS_BUF 5
19,26,54PWRCTL1_VCC4B_PG
37FMC1_HPC_GBTCLK0_M2C_N
37FMC1_HPC_GBTCLK0_M2C_P
FMC1_HPC_DP7_M2C_P 37
FMC1_HPC_DP2_M2C_P 37
FMC1_HPC_DP2_M2C_N 37
37FMC1_HPC_DP3_M2C_P
37FMC1_HPC_DP3_M2C_N
FMC1_HPC_PRSNT_M2C_B20,26
FMC1_HPC_TCK_BUF 5
1
2
3
4
5
U27 SC70_5
NC7SZ66
29FMC1_HPC_IIC_SDA
29FMC1_HPC_IIC_SCL
D40
D35
D34
D33
D32
D31
D30
D29
D27
D26
D24
D21
D20
D18
D17
D15
D14
D12
D11
D9
D8
D5
D4
D1
D23
D36
D38
J35 ASP_134486_01
37FMC1_HPC_DP0_M2C_N
37FMC1_HPC_DP0_M2C_P
FMC1_HPC_DP0_C2M_N 37
FMC1_HPC_DP0_C2M_P 37
B36
B33
B32
B29
B28
B25
B24
B21
B20
B16
B13
B12
B9
B8
B5
B37
B4
B40
B1
B17
J35 ASP_134486_01
37FMC1_HPC_DP1_C2M_P
2
1
X5R25V1UFC1681
2
C1671UF25VX5R
17FMC1_HPC_LA27_P
37FMC1_HPC_DP1_M2C_P
37FMC1_HPC_DP1_M2C_N
37FMC1_HPC_DP1_C2M_N
FMC1_HPC_LA06_P 16
FMC1_HPC_LA27_N 17
FMC1_HPC_LA18_CC_N 17
FMC1_HPC_LA14_P 16
FMC1_HPC_LA10_P 16
FMC1_HPC_LA18_CC_P 17
FMC1_HPC_LA14_N 16
FMC1_HPC_LA10_N 16
FMC1_HPC_LA06_N 16
FMC1_HPC_DP2_C2M_N 37
FMC1_HPC_DP2_C2M_P 37
FMC1_HPC_DP3_C2M_N 37
FMC1_HPC_DP3_C2M_P 37 FMC1_HPC_LA23_N 17
FMC1_HPC_LA01_CC_P 16
FMC1_HPC_LA01_CC_N 16
FMC1_HPC_LA05_P 16
FMC1_HPC_LA05_N 16
FMC1_HPC_LA09_P 16
FMC1_HPC_LA09_N 16
FMC1_HPC_LA13_P 16
FMC1_HPC_LA13_N 16
FMC1_HPC_LA17_CC_P 17
FMC1_HPC_LA17_CC_N 17
FMC1_HPC_LA23_P 17
FMC1_HPC_LA26_P 17
FMC1_HPC_LA26_N 17
NC
1
2
C1691UF25VX5R
C39
C37
C35
C34
C31
C30
C27
C26
C23
C22
C19
C18
C15
C14
C11
C10
C7
C6
C3
C2
J35 ASP_134486_01
A39
A38
A35
A34
A31
A30
A27
A26
A23
A22
A19
A18
A15
A14
A11
A10
A7
A6
A3
A2
J35 ASP_134486_01
NC
37FMC1_HPC_DP5_M2C_N
37FMC1_HPC_DP5_M2C_P
37FMC1_HPC_DP4_M2C_N
37FMC1_HPC_DP4_M2C_P
FMC1_HPC_DP5_C2M_P 37
FMC1_HPC_DP5_C2M_N 37
37FMC1_HPC_DP4_C2M_P
37FMC1_HPC_DP4_C2M_N
37FMC1_HPC_DP7_C2M_N
37FMC1_HPC_DP7_C2M_P
FMC1_HPC_DP6_C2M_N 37
FMC1_HPC_DP6_C2M_P 37
FMC1_HPC_DP6_M2C_N 37
FMC1_HPC_DP6_M2C_P 37
FMC1_HPC_DP7_M2C_N 37
37FMC1_HPC_GBTCLK1_M2C_P
37FMC1_HPC_GBTCLK1_M2C_N
FMC1_HPC_DP9_C2M_N 37
FMC1_HPC_DP9_C2M_P 37
37FMC1_HPC_DP8_C2M_N
37FMC1_HPC_DP8_C2M_P
37FMC1_HPC_DP9_M2C_P
37FMC1_HPC_DP9_M2C_N
VCC3V3
VADJ_3
LA33_N
LA33_P
LA31_N
LA31_P
LA29_N
LA29_P
LA25_N
LA25_P
LA22_N
LA22_P
LA20_N
LA20_P
LA16_N
LA16_P
LA12_N
LA12_P
LA08_N
LA08_P
LA03_N
LA03_P
LA00_N_CC
LA00_P_CC
CLK1_M2C_N
CLK1_M2C_P
VADJ_2
HB20_N
HB20_P
HB16_N
HB16_P
HB12_N
HB12_P
HB08_N
HB08_P
HB04_N
HB04_P
HB02_N
HB02_P
HA19_N
HA19_P
HA15_N
HA15_P
HA12_N
HA12_P
HA08_N
HA08_P
HA04_N
HA04_P
HA00_N_CC
PG_M2C
HA00_P_CC
HA01_P_CC
HA01_N_CC
HA05_P
HA05_N
HA09_P
HA09_N
HA13_P
HA13_N
HA16_P
HA16_N
HA20_P
HA20_N
HB03_P
HB03_N
HB05_P
HB05_N
HB09_P
HB09_N
HB13_P
HB13_N
HB19_P
HB19_N
HB21_P
HB21_N
VADJ_1
GND
VCC3V3
VCC3V3
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FMC 1 HPC Header, Rows E, F, G
ANSI/VITA 57.1 - Revised 2010FMC 1 HPC Header, Rows E, F, G
FMC Power Good
DN
9-19-2012_15:39
5719
1.0
01
PWRCTL1_VCC4B_PG18,26,54
16FMC1_HPC_HB21_N
16FMC1_HPC_HB19_N
16FMC1_HPC_HB19_P
FMC1_HPC_HB13_P 16
FMC1_HPC_HB13_N 16
16FMC1_HPC_HB09_P
16FMC1_HPC_HB09_N
FMC1_HPC_HB05_P 16
FMC1_HPC_HB05_N 16
16FMC1_HPC_HB03_N
16FMC1_HPC_HB03_P
17FMC1_HPC_HA20_N
17FMC1_HPC_HA20_P
17FMC1_HPC_HA05_N
17FMC1_HPC_HA05_P 17FMC1_HPC_CLK1_M2C_N
17FMC1_HPC_CLK1_M2C_PFMC1_HPC_PG_M2C 26
1
32
Q2
NDS331N460MW
2
1 R19210.0K1/10W1%
2
1 R842491/10W1%
FMC1_HPC_LA00_CC_P 16
FMC1_HPC_LA00_CC_N 16
FMC1_HPC_LA03_P 16
FMC1_HPC_LA03_N 16
FMC1_HPC_LA08_P 16
FMC1_HPC_LA08_N 16
FMC1_HPC_LA12_P 16
FMC1_HPC_LA12_N 16
FMC1_HPC_LA16_P 16
FMC1_HPC_LA16_N 16
FMC1_HPC_LA20_P 17
FMC1_HPC_LA20_N 17
FMC1_HPC_LA22_P 17
FMC1_HPC_LA22_N 17
FMC1_HPC_LA25_P 17
FMC1_HPC_LA25_N 17
FMC1_HPC_LA29_P 17
FMC1_HPC_LA29_N 17
FMC1_HPC_LA31_P 17
FMC1_HPC_LA31_N 17
FMC1_HPC_LA33_P 17
FMC1_HPC_LA33_N 17
1
2 1%1/10W10.0KR193
21
DS14
LED-GRN-SMT
E2
E3
E6
E7
E9
E10
E12
E13
E15
E16
E18
E19
E21
E22
E24
E25
E27
E28
E30
E31
E33
E34
E36
E37
E39
J35 ASP_134486_01
F40
F38
F37
F35
F34
F32
F31
F29
F28
F26
F25
F23
F22
F20
F19
F17
F16
F14
F13
F11
F10
F8
F7
F5
F1
F4
J35 ASP_134486_01
G39
G37
G36
G34
G33
G31
G30
G28
G27
G25
G24
G22
G21
G19
G18
G16
G15
G13
G12
G10
G9
G7
G6
G3
G2
J35 ASP_134486_01
17FMC1_HPC_HA19_N
17FMC1_HPC_HA19_P
17FMC1_HPC_HA15_N
17FMC1_HPC_HA15_P
FMC1_HPC_HA12_N 17
FMC1_HPC_HA12_P 17
17FMC1_HPC_HA08_N
17FMC1_HPC_HA08_P
FMC1_HPC_HA04_N 17
FMC1_HPC_HA04_P 17
17FMC1_HPC_HA00_CC_P
17FMC1_HPC_HA00_CC_N
17FMC1_HPC_HA16_N
17FMC1_HPC_HA16_P
FMC1_HPC_HA13_N 17
FMC1_HPC_HA13_P 17
17FMC1_HPC_HA09_N
17FMC1_HPC_HA09_P
17FMC1_HPC_HA01_CC_P
17FMC1_HPC_HA01_CC_N
16FMC1_HPC_HB21_P
16FMC1_HPC_HB20_N
16FMC1_HPC_HB16_N
16FMC1_HPC_HB16_P
FMC1_HPC_HB12_P 16
FMC1_HPC_HB12_N 16
16FMC1_HPC_HB08_P
16FMC1_HPC_HB08_N
FMC1_HPC_HB04_P 16
FMC1_HPC_HB04_N 16
16FMC1_HPC_HB02_N
16FMC1_HPC_HB02_P
16FMC1_HPC_HB20_P
VCC1V8VCC1V8 VCC1V8
VADJ_4
LA32_N
LA32_P
LA30_N
LA30_P
LA28_N
LA28_P
LA24_N
LA24_P
LA21_N
LA21_P
LA19_N
LA19_P
LA15_N
LA15_P
LA11_N
LA11_P
LA07_N
LA07_P
LA04_N
LA04_P
LA02_N
LA02_P
CLK0_M2C_N
CLK0_M2C_P
PRSNT_M2C_L
VREF_A_M2C
VIO_B_M2C_1
HB18_N
HB18_P
HB15_N
HB15_P
HB11_N
HB11_P
HB07_N
HB07_P
HB01_N
HB01_P
HA22_N
HA22_P
HA18_N
HA18_P
HA14_N
HA14_P
HA11_N
HA11_P
HA07_N
HA07_P
HA03_N
HA03_P
CLK3_BIDIR_N
CLK3_BIDIR_P
VIO_B_M2C_2
HB17_N_CC
HB17_P_CC
HB14_N
HB14_P
HB10_N
HB10_P
HB06_N_CC
HB06_P_CC
HB00_N_CC
HB00_P_CC
HA23_N
HA23_P
HA21_N
HA21_P
HA17_N_CC
HA17_P_CC
HA10_N
HA10_P
HA06_N
HA06_P
HA02_N
HA02_P
CLK2_BIDIR_N
CLK2_BIDIR_P
VREF_B_M2C
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCC3V3
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FMC 1 HPC Header, Rows H, J, K
FMC 1 HPC Header, Rows H, J, KANSI/VITA 57.1 - Revised 2010
01
1.0
20 57
9-19-2012_15:39
DN
FMC1_VIO_B_M2C
FMC1_VIO_B_M2C
2
1 R94.7K1/10W5%
NC NC
K40
K38
K37
K35
K34
K32
K31
K29
K28
K26
K25
K23
K22
K20
K19
K17
K16
K14
K13
K11
K10
K8
K7
K5
K4
K1
J35 ASP_134486_01
J39
J37
J36
J34
J33
J31
J30
J28
J27
J25
J24
J22
J21
J19
J18
J16
J15
J13
J12
J10
J9
J7
J6
J3
J2
J35 ASP_134486_01
FMC1_HPC_HB01_P 16
18,26FMC1_HPC_PRSNT_M2C_B
17FMC1_HPC_HA02_N
17FMC1_HPC_HA02_PFMC1_HPC_CLK0_M2C_N 16
FMC1_HPC_CLK0_M2C_P 16
16FMC1_HPC_LA02_N
16FMC1_HPC_LA02_P
17FMC1_HPC_LA32_N
17FMC1_HPC_LA32_P
17FMC1_HPC_LA30_N
17FMC1_HPC_LA30_P
17FMC1_HPC_LA28_N
17FMC1_HPC_LA28_P
17FMC1_HPC_LA24_N
17FMC1_HPC_LA24_P
17FMC1_HPC_LA21_N
17FMC1_HPC_LA21_P
17FMC1_HPC_LA19_N
17FMC1_HPC_LA19_P
16FMC1_HPC_LA15_N
16FMC1_HPC_LA15_P
16FMC1_HPC_LA11_N
16FMC1_HPC_LA11_P
16FMC1_HPC_LA07_N
16FMC1_HPC_LA07_P
16FMC1_HPC_LA04_N
16FMC1_HPC_LA04_P
H40
H38
H37
H35
H34
H32
H31
H29
H28
H26
H25
H23
H22
H20
H19
H17
H16
H14
H13
H11
H10
H8
H7
H5
H4
H2
H1
J35 ASP_134486_01
NC
NC NC
NC
FMC1_HPC_HA06_P 17
FMC1_HPC_HA06_N 17
17FMC1_HPC_HA10_P
17FMC1_HPC_HA10_N
FMC1_HPC_HA17_CC_P 17
FMC1_HPC_HA17_CC_N 17
17FMC1_HPC_HA21_P
17FMC1_HPC_HA21_N
17FMC1_HPC_HA23_P
17FMC1_HPC_HA23_N
FMC1_HPC_HA22_N 17
FMC1_HPC_HA22_P 17
FMC1_HPC_HA18_N 17
FMC1_HPC_HA18_P 17
17FMC1_HPC_HA14_N
17FMC1_HPC_HA14_P
FMC1_HPC_HA11_N 17
FMC1_HPC_HA11_P 17
17FMC1_HPC_HA07_N
17FMC1_HPC_HA07_P
FMC1_HPC_HA03_P 17
FMC1_HPC_HA03_N 17
FMC1_HPC_HB18_N 16
FMC1_HPC_HB18_P 16
16FMC1_HPC_HB15_P
16FMC1_HPC_HB15_N
FMC1_HPC_HB11_P 16
FMC1_HPC_HB11_N 16
16FMC1_HPC_HB07_P
16FMC1_HPC_HB07_N
FMC1_HPC_HB01_N 16
FMC1_HPC_HB00_CC_N 16
16FMC1_HPC_HB06_CC_N
16FMC1_HPC_HB06_CC_P
FMC1_HPC_HB10_N 16
FMC1_HPC_HB10_P 16
16FMC1_HPC_HB14_N
16FMC1_HPC_HB14_P
FMC1_HPC_HB17_CC_P 16
FMC1_HPC_HB17_CC_N 16
FMC1_HPC_HB00_CC_P 16
VCC1V8
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND_1
GND_10
GND_100
GND_101
GND_102
GND_103
GND_104
GND_105
GND_106
GND_107
GND_108
GND_109
GND_11
GND_110
GND_111
GND_112
GND_113
GND_114
GND_115
GND_116
GND_117
GND_118
GND_119
GND_12
GND_120
GND_121
GND_122
GND_123
GND_124
GND_125
GND_126
GND_127
GND_128
GND_129
GND_13
GND_130
GND_131
GND_132
GND_133
GND_134
GND_135
GND_136
GND_137
GND_138
GND_139
GND_14
GND_140
GND_141
GND_142
GND_143
GND_144
GND_145
GND_146
GND_147
GND_148
GND_149
GND_15
GND_150
GND_151
GND_152
GND_153
GND_154
GND_155
GND_156
GND_157
GND_16
GND_17
GND_18
GND_19
GND_2
GND_20
GND_21
GND_22
GND_23
GND_24
GND_25
GND_26
GND_27
GND_28
GND_29
GND_3
GND_30
GND_31
GND_32
GND_33
GND_34
GND_35
GND_36
GND_37
GND_38
GND_39
GND_4
GND_40
GND_41
GND_42
GND_43
GND_44
GND_45
GND_46
GND_47
GND_48
GND_49
GND_5
GND_50
GND_51
GND_52
GND_53
GND_54
GND_55
GND_56
GND_57
GND_58
GND_59
GND_6
GND_60
GND_61
GND_62
GND_63
GND_64
GND_65
GND_66
GND_67
GND_68
GND_69
GND_7
GND_70
GND_71
GND_72
GND_73
GND_74
GND_75
GND_76
GND_77
GND_78
GND_79
GND_8
GND_80
GND_81
GND_82
GND_83
GND_84
GND_85
GND_86
GND_87
GND_88
GND_89
GND_9
GND_90
GND_91
GND_92
GND_93
GND_94
GND_95
GND_96
GND_97
GND_98
GND_99
GND_159
GND_158
GND_ST2
GND_ST1
GND
GND
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FMC 1 HPC Header, GND
ANSI/VITA 57.1 - Revised 2010FMC 1 HPC Header, GND
DN
9-19-2012_15:39
5721
1.0
01
1
2 DNPDNPDNPR439
2
1 R440DNPDNPDNP
1
2
C486100PF500VNP0
2
1
NP0500V100PFC487
A1
A20
F33
F36
F39
G1
G4
G5
G8
G11
G14
G17
A21
G20
G23
G26
G29
G32
G35
G38
G40
H3
H6
A24
H9
H12
H15
H18
H21
H24
H27
H30
H33
H36
A25
H39
J1
J4
J5
J8
J11
J14
J17
J20
J23
A28
J26
J29
J32
J35
J38
J40
K2
K3
K6
K9
A29
K12
K15
K18
K21
K24
K27
K30
K33
A32
A33
A36
A37
A4
A40
B2
B3
B6
B7
B10
B11
B14
B15
B18
A5
B19
B22
B23
B26
B27
B30
B31
B34
B35
B38
A8
B39
C1
C4
C5
C8
C9
C12
C13
C16
C17
A9
C20
C21
C24
C25
C28
C29
C32
C33
C36
C38
A12
C40
D2
D3
D6
D7
D10
D13
D16
D19
D22
A13
D25
D28
D37
D39
E1
E4
E5
E8
E11
E14
A16
E17
E20
E23
E26
E29
E32
E35
E38
E40
F2
A17
F3
F6
F9
F12
F15
F18
F21
F24
F27
F30
K39
K36
ST2
ST1
J35
ASP_134486_01
GND ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCO_13_BB30VCCO_13_BA33VCCO_13_AY36VCCO_13_AV32VCCO_13_AU35VCCO_13_AR31VCCO_13_AP34
IO_25_VRP_13_AT31IO_L24N_T3_13_AR33IO_L24P_T3_13_AP33IO_L23N_T3_13_AP31IO_L23P_T3_13_AN31IO_L22N_T3_13_AR32IO_L22P_T3_13_AP32
IO_L21N_T3_DQS_13_AP30IO_L21P_T3_DQS_13_AN30
IO_L20N_T3_13_AV31IO_L20P_T3_13_AU31
IO_L19N_T3_VREF_13_AT30IO_L19P_T3_13_AR30IO_L18N_T2_13_AW31IO_L18P_T2_13_AV30IO_L17N_T2_13_BB31IO_L17P_T2_13_BA30IO_L16N_T2_13_AY30IO_L16P_T2_13_AW30
IO_L15N_T2_DQS_13_BA32IO_L15P_T2_DQS_13_BA31
IO_L14N_T2_SRCC_13_AY33IO_L14P_T2_SRCC_13_AY32IO_L13N_T2_MRCC_13_AV35IO_L13P_T2_MRCC_13_AV34IO_L12N_T1_MRCC_13_AW33IO_L12P_T1_MRCC_13_AW32IO_L11N_T1_SRCC_13_AV33IO_L11P_T1_SRCC_13_AU32
IO_L10N_T1_13_AT35IO_L10P_T1_13_AR34
IO_L9N_T1_DQS_13_AU33IO_L9P_T1_DQS_13_AT32
IO_L8N_T1_13_AU36IO_L8P_T1_13_AT36IO_L7N_T1_13_AU34IO_L7P_T1_13_AT34
IO_L6N_T0_VREF_13_AY35IO_L6P_T0_13_AW35IO_L5N_T0_13_BB33IO_L5P_T0_13_BB32IO_L4N_T0_13_BB36IO_L4P_T0_13_BA36
IO_L3N_T0_DQS_13_BB34IO_L3P_T0_DQS_13_BA34
IO_L2N_T0_13_AW36IO_L2P_T0_13_AV36IO_L1N_T0_13_BA35IO_L1P_T0_13_AY34IO_0_VRN_13_AR35
XC7VX690TFFG1761BANK 13
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
USER IO
BB30BA33AY36AV32AU35AR31AP34
AT31AR33AP33AP31AN31AR32AP32AP30AN30AV31AU31AT30AR30AW31AV30BB31BA30AY30AW30BA32BA31AY33AY32AV35AV34AW33AW32AV33AU32AT35AR34AU33AT32AU36AT36AU34AT34AY35AW35BB33BB32BB36BA36BB34BA34AW36AV36BA35AY34AR35
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
DN
12-21-2012_12:08
5722
1.0
01
NC
VCC1V8_FPGA
NC
NC
VCC1V8_FPGA
26GPIO_LED_4_LSNC
26SI5324_RST_LS
IIC_SDA_MAIN_LS 29
25GPIO_DIP_SW1
26PCIE_PERST_LS
4REC_CLOCK_C_N
25GPIO_DIP_SW0GPIO_DIP_SW7 25
25GPIO_DIP_SW6GPIO_DIP_SW5 25
GPIO_DIP_SW4 2525GPIO_DIP_SW3
GPIO_DIP_SW2 25
USB_UART_CTS 66USB_UART_TX
USB_UART_RTS 66USB_UART_RX
26SI5324_INT_ALM_LS
29IIC_SCL_MAIN_LS
26PCIE_WAKE_B_LS
4REC_CLOCK_C_P
NCNCNCNC
NCNCNC
NC
NC
NCNCNCNC
NCNC
NC
1
2
C159100UF6.3X5R
NC
NCNC
NCNC
NC
NCNCNC
GNDGND
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCO_14_AN37VCCO_14_AM30VCCO_14_AL33VCCO_14_AK36VCCO_14_AJ29VCCO_14_AH32VCCO_14_AF28
IO_25_VRP_14_AG32IO_L24N_T3_A00_D16_14_AJ28IO_L24P_T3_A01_D17_14_AH28IO_L23N_T3_A02_D18_14_AG31IO_L23P_T3_A03_D19_14_AF30IO_L22N_T3_A04_D20_14_AK29IO_L22P_T3_A05_D21_14_AK28
IO_L21N_T3_DQS_A06_D22_14_AG29IO_L21P_T3_DQS_14_AF29
IO_L20N_T3_A07_D23_14_AK30IO_L20P_T3_A08_D24_14_AJ30
IO_L19N_T3A09D25_VREF_14_AH30IO_L19P_T3_A10_D26_14_AH29IO_L18N_T2_A11_D27_14_AL30IO_L18P_T2_A12_D28_14_AL29IO_L17N_T2_A13_D29_14_AN33IO_L17P_T2_A14_D30_14_AM33IO_L16N_T2_A15_D31_14_AM32
IO_L16P_T2_CSI_B_14_AM31IO_L15N_T2_DQSDOUT_CSOB_14_AN34
IO_L15P_T2_DQS_RDWR_B_14_AM34IO_L14N_T2_SRCC_14_AL32IO_L14P_T2_SRCC_14_AL31IO_L13N_T2_MRCC_14_AK32IO_L13P_T2_MRCC_14_AJ32IO_L12N_T1_MRCC_14_AL34IO_L12P_T1_MRCC_14_AK34IO_L11N_T1_SRCC_14_AK33IO_L11P_T1_SRCC_14_AJ33IO_L10N_T1_D15_14_AJ35IO_L10P_T1_D14_14_AH34
IO_L9N_T1_DQS_D13_14_AJ31IO_L9P_T1_DQS_14_AH31IO_L8N_T1_D12_14_AL35IO_L8P_T1_D11_14_AK35IO_L7N_T1_D10_14_AH33IO_L7P_T1_D09_14_AG33
IO_L6N_T0_D08_VREF_14_AM37IO_L6P_T0_FCS_B_14_AL36
IO_L5N_T0_D07_14_AP35IO_L5P_T0_D06_14_AN35IO_L4N_T0_D05_14_AL37IO_L4P_T0_D04_14_AK37
IO_L3N_T0_DQS_EMCCLK_14_AP37IO_L3P_T0_DQS_PUDC_B_14_AP36
IO_L2N_T0_D03_14_AJ37IO_L2P_T0_D02_14_AJ36
IO_L1N_T0_D01_DIN_14_AN36IO_L1P_T0_D00_MOSI_14_AM36
IO_0_VRN_14_AH35
XC7VX690TFFG1761BANK 14
VCCO_15_BB40VCCO_15_AW39VCCO_15_AV42VCCO_15_AT38VCCO_15_AR41VCCO_15_AM40
IO_25_VRP_15_AU37IO_L24N_T3_RS0_15_AW42IO_L24P_T3_RS1_15_AW41
IO_L23N_T3_FWE_B_15_BB41IO_L23P_T3_FOE_B_15_BA41IO_L22N_T3_A16_15_AV41IO_L22P_T3_A17_15_AU41
IO_L21N_T3_DQS_A18_15_BA42IO_L21P_T3_DQS_15_AY42IO_L20N_T3_A19_15_AU42IO_L20P_T3_A20_15_AT41
IO_L19N_T3_A21_VREF_15_BA40IO_L19P_T3_A22_15_BA39IO_L18N_T2_A23_15_BB39IO_L18P_T2_A24_15_BB38IO_L17N_T2_A25_15_AY38IO_L17P_T2_A26_15_AW38IO_L16N_T2_A27_15_BB37IO_L16P_T2_A28_15_BA37
IO_L15N_T2_DQS_ADV_B_15_AY37IO_L15P_T2_DQS_15_AW37IO_L14N_T2_SRCC_15_AY40IO_L14P_T2_SRCC_15_AY39IO_L13N_T2_MRCC_15_AW40IO_L13P_T2_MRCC_15_AV40IO_L12N_T1_MRCC_15_AV38IO_L12P_T1_MRCC_15_AU38IO_L11N_T1_SRCC_15_AV39IO_L11P_T1_SRCC_15_AU39IO_L10N_T1_AD11N_15_AT42IO_L10P_T1_AD11P_15_AR42
IO_L9N_T1_DQS_AD3N_15_AT40IO_L9P_T1_DQS_AD3P_15_AT39
IO_L8N_T1_AD10N_15_AP42IO_L8P_T1_AD10P_15_AP41IO_L7N_T1_AD2N_15_AR40IO_L7P_T1_AD2P_15_AP40IO_L6N_T0_VREF_15_AN39
IO_L6P_T0_15_AM39IO_L5N_T0_AD9N_15_AT37IO_L5P_T0_AD9P_15_AR37
IO_L4N_T0_15_AN41IO_L4P_T0_15_AN40
IO_L3N_T0_DQS_AD1N_15_AR39IO_L3P_T0_DQS_AD1P_15_AR38
IO_L2N_T0_AD8N_15_AM42IO_L2P_T0_AD8P_15_AM41IO_L1N_T0_AD0N_15_AP38IO_L1P_T0_AD0P_15_AN38
IO_0_VRN_15_AM38
XC7VX690TFFG1761BANK 15
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Banks 14, 15
FPGA Banks 14, 15
BB40AW39AV42AT38AR41AM40
AU37AW42AW41BB41BA41AV41AU41BA42AY42AU42AT41BA40BA39BB39BB38AY38AW38BB37BA37AY37AW37AY40AY39AW40AV40AV38AU38AV39AU39AT42AR42AT40AT39AP42AP41AR40AP40AN39AM39AT37AR37AN41AN40AR39AR38AM42AM41AP38AN38AM38
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
AN37AM30AL33AK36AJ29AH32AF28
AG32AJ28AH28AG31AF30AK29AK28AG29AF29AK30AJ30AH30AH29AL30AL29AN33AM33AM32AM31AN34AM34AL32AL31AK32AJ32AL34AK34AK33AJ33AJ35AH34AJ31AH31AL35AK35AH33AG33AM37AL36AP35AN35AL37AK37AP37AP36AJ37AJ36AN36AM36AH35
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
DN
12-21-2012_12:08
5723
1.0
01
NC
NC
FLASH_OE_B 2424FLASH_FWE_B
NC
24FLASH_A23
NC
NC
FMC1_HPC_PRSNT_M2C_B_LS26
FMC1_HPC_PG_M2C_LS 2624FLASH_WAIT
IIC_MUX_RESET_B_LS 26
SM_FAN_TACH 46
46PMBUS_DATA_LS 25GPIO_SW_W 25CPU_RESET 46PMBUS_ALERT_LS 25GPIO_SW_E
26GPIO_LED_7_LS
25GPIO_SW_C
VCC1V8_FPGA
FLASH_A0 24
FLASH_A6 24
FLASH_A7 24
FMC_C2M_PG_LS 26
23 VRP_15
23 VRN_15
VCC1V8_FPGA
VCC1V8_FPGA
2
1
1%1/10W100R419
FLASH_D15 24
24FLASH_D12
FPGA_EMCCLK 5
FLASH_D3 24
FLASH_A15 24
2
1 R2761.00K1/16W1%
FLASH_D13 2424FLASH_D14
24FLASH_D11FLASH_D10 24
24FLASH_D9FLASH_D8 24
24FLASH_D4
FLASH_D7 2424FLASH_D6
FLASH_D5 24
24FLASH_D2 24FLASH_D1
FLASH_A14 24FLASH_A13 24FLASH_A12 24FLASH_A11 24FLASH_A10 24FLASH_A9 24FLASH_A8 24
FLASH_A5 24
FLASH_A1 24
FLASH_A2 24
FLASH_A3 24
FLASH_A4 24
3USER_SMA_CLOCK_N 3USER_SMA_CLOCK_P 3USER_CLOCK_N 3USER_CLOCK_P
24FLASH_CE_B
1
2
R4201001/10W1%
VRN_15 23XADC_VAUX0P_R 2727XADC_VAUX0N_R
XADC_VAUX8P_R 27XADC_VAUX8N_R 27
26GPIO_LED_2_LS
26GPIO_LED_3_LSGPIO_LED_0_LS 26
26GPIO_LED_1_LSGPIO_SW_S 25GPIO_SW_N 25GPIO_LED_5_LS 26GPIO_LED_6_LS 26
NC
46PMBUS_CLK_LS
24FLASH_ADV_B
46SM_FAN_PWM
NCNC
FLASH_A22 24FLASH_A21 24FLASH_A20 24FLASH_A19 24
24FLASH_A18FLASH_A17 24
24FLASH_A16
FLASH_A25 7,24FLASH_A24 7,24VRP_15 23
XADC_GPIO_0 27XADC_GPIO_1 27XADC_GPIO_2 27XADC_GPIO_3 27
NCNC
NC
NC
NC
NC
VCC1V8_FPGA
1
2
C400100UF6.3X5R
VCC1V8_FPGA
1
2
C401100UF6.3X5R
FLASH_D0 24
NC
GND
GND
RFU3
VSS0
A27A26
VCCQ3
A19
A1
WP_B
OE_B
DQ0DQ1DQ2DQ3DQ4DQ5DQ6DQ7DQ8DQ9DQ10DQ11DQ12DQ13DQ14DQ15
WE_B
ADV_BRST_B
CE_BWAITCLK
VSS2VSS3
A2A3A4A5A6A7A8A9A10A11A12A13A14A15A16A17A18
A22A23
A20
VCCQ1VCCQ2
VCC1VCC2
VPP
A24
A21
A25
VSS1
RFU1RFU2
VCC1V8
VCC1V8
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCC1V8
GND
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FLASH_WP_B
BPI FLASH
BPI FLASH
DN
9-19-2012_15:39
5724
1.0
01
7 FPGA_INIT_B
7 FPGA_CCLK
FLASH_WAIT23 NC
G2
B2
H1B8
G4
B7
A1
C6
F8
F2E2G3E4E5G5G6H7E1E3F3F4F5H5G7E7
G8
F6D4
B4F7E6
H4H6
B1C1D1D2A2C2A3B3C3D3C4A5B5C5D7D8A7
A8G1
C7
D5D6
A6H3
A4
H8
C8
B6
H2
E8F1
U3 PC28F00AG18FE
PC28F00AG18FE
2
1 C33310UF16VX5R
FLASH_WAIT_R
FLASH_FWE_B23
21R238
DNP
DNP
DNP
2
1 R284.7K1/10W5%
2
1
X5R25V0.1UFC401
2
C390.1UF25VX5R
2
1 R274.7K1/10W5%
1 2
1% 1/10W100R182 21
R180 100 1/10W1%
21
R183 100 1/10W1%
2
1
X5R25V0.1UFC38
21
R168 100 1/10W1%1 2
1% 1/10W100R169
21
R171 100 1/10W1%
1 2
1% 1/10W100R170
1 2
1% 1/10W100R173
21
R172 100 1/10W1%
21
R175 100 1/10W1%
1 2
1% 1/10W100R174
1 2
1% 1/10W100R177
21
R176 100 1/10W1%
21
R179 100 1/10W1%
1 2
1% 1/10W100R178
1 2
1% 1/10W100R181
1
2
C370.1UF25VX5R
1
2 5%1/10W4.7KR25
2
1 R264.7K1/10W5%
1
2
C410.1UF25VX5R
2
1
X5R25V0.1UFC42
FLASH_D15_R
NC
FLASH_A23 2323FLASH_A22 23FLASH_A21
23FLASH_A17FLASH_A18 23
23FLASH_A19
FLASH_A16 23
23FLASH_A20
23FLASH_A15 23FLASH_A14 23FLASH_A13 23FLASH_A12 23FLASH_A11 23FLASH_A10 23FLASH_A9 23FLASH_A8 23FLASH_A7 23FLASH_A6 23FLASH_A5 23FLASH_A4 23FLASH_A3 23FLASH_A2
23FLASH_A0
23FLASH_A1
FLASH_D10_R
FLASH_D7_R
FLASH_D3_RFLASH_D2_RFLASH_D1_RFLASH_D0_R
FLASH_D4_RFLASH_D5_RFLASH_D6_R
FLASH_D8_RFLASH_D9_R
FLASH_D11_RFLASH_D12_RFLASH_D13_RFLASH_D14_R
23 FLASH_D0
23 FLASH_D1
23 FLASH_D2FLASH_D323 FLASH_D423
23 FLASH_D5FLASH_D623
23 FLASH_D7
FLASH_D92323 FLASH_D8
23 FLASH_D10FLASH_D1123 FLASH_D1223
23 FLASH_D13FLASH_D1423
23 FLASH_D15
NC
FLASH_A25 7,23
FLASH_A24 7,23
NC
23 FLASH_OE_BFLASH_CE_B23
23 FLASH_ADV_B
GND
GND
P3
P1
P4
P2
Pushbutton
P3
P1
P4
P2
Pushbutton
P3
P1
P4
P2
Pushbutton
GND
P3
P1
P4
P2
Pushbutton
GND
P3
P1
P4
P2
Pushbutton
GND
GND
P3
P1
P4
P2
Pushbutton
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
LEDs near top edge
Buttons, Switches, LEDs, Rotary Encoder
Buttons, Switches, LEDs
01
1.0
25 57
9-19-2012_15:39
DN
CPU_RESET23
GPIO_SW_E23
GPIO_DIP_SW722
GPIO_DIP_SW622
VCC1V8
VCC1V8
VCC1V8
21
DS2
LED-GRN-SMT
21
LED-GRN-SMT
DS9
21
LED-GRN-SMT
DS8
21
DS7
LED-GRN-SMT
12
LED-GRN-SMT
DS6
21
DS5
LED-GRN-SMT
12
LED-GRN-SMT
DS4
12
LED-GRN-SMT
DS3
GPIO_LED_026 GPIO_LED_126 GPIO_LED_226 GPIO_LED_32626 GPIO_LED_4
26 GPIO_LED_5
26 GPIO_LED_6GPIO_LED_726
2
1 R15149.91/10W1%
1
2 5%1/10W4.7KR41
GPIO_SW_W23
23 GPIO_SW_N
GPIO_SW_C23
2
1 R504.7K1/10W5%
2
1 R14749.91/10W1%
3
1
4
2
SW3
TL3301EF100QG
1
2 5%1/10W4.7KR51
2
1 R524.7K1/10W5%
1
2 5%1/10W4.7KR53
1
2 5%1/10W4.7KR36
2
1 R374.7K1/10W5%
2
4
1
3
TL3301EF100QG
SW4
1
2 5%1/10W4.7KR38
3
1
4
2
SW5
TL3301EF100QG
2
1 R394.7K1/10W5%
2
4
1
3
TL3301EF100QG
SW61
2 5%1/10W4.7KR40
3
1
4
2
SW7
TL3301EF100QG
3
1
4
2
SW8
TL3301EF100QG1
2 1%1/10W49.9R148
2
1 R14949.91/10W1%
1
2 1%1/10W49.9R150
2
1 R15249.91/10W1%2
1 R15349.91/10W1%2
1 R15449.91/10W1%
GPIO_SW_S23
2
1 R494.7K1/10W5%
1
2 5%1/10W4.7KR48
2
1 R474.7K1/10W5%
1
2 5%1/10W4.7KR46
12345678
161514131211109
SW2
SDA08H1SBD
VCC1V8 VCC1V8 VCC1V8
VCC1V8
GPIO_DIP_SW322
GPIO_DIP_SW222
22 GPIO_DIP_SW0
22 GPIO_DIP_SW1
GPIO_DIP_SW522
GPIO_DIP_SW422
GND
GND
GND
GND
VCC3V3
VCC3V3
GNDGND
GND
GND GND
GND
VCC3V3
GND
VCC3V3
GNDGND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND GNDGND
GND
GND
VCC3V3
1A1
1A2
1B1
1B2
1DIR
2A1
2A2
2B1
2B2
2DIR
VCCA VCCB
1OE_B
2OE_B
GND GND
VCCBB1B2B3B4
B6B7
GND
A3
A8OE
A4A5
A7A6
B5
A1A2
B8
VCCA
SC70_6
DIR
VCCB
B
VCCA
GND
A
GND
1A1
1A2
1B1
1B2
1DIR
2A1
2A2
2B1
2B2
2DIR
VCCA VCCB
1OE_B
2OE_B
GND GND
GND
1A1
1A2
1B1
1B2
1DIR
2A1
2A2
2B1
2B2
2DIR
VCCA VCCB
1OE_B
2OE_B
GND GND
GND
SC70_6
DIR
VCCB
B
VCCA
GND
A
GND GND
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748
VC709 EVALUATION PLATFORM
LCD, Level Shifters
PCB P/N: 1280666
LCD, Level Shifters
01
1.0
26 57
12-6-2012_11:50
DN
NCNC
5
6
4
1
2
3
U47
SN74AVC1T45
4SI5324_INT_ALM22 SI5324_INT_ALM_LS
6
7
15
14
4
8
9
13
12
5
10 11
3 2
1
16
U37 QFN_RSV_16
SN74AVC4T245
16
1
23
1110
5
12
13
9
8
4
14
15
7
6
SN74AVC4T245
QFN_RSV_16U38
IIC_MUX_RESET_B_LS 2329 IIC_MUX_RESET_B
VCC1V8
35PCIE_PERST
35PCIE_WAKE_B
GPIO_LED_4 25
22 PCIE_PERST_LS
PCIE_WAKE_B_LS22
22 GPIO_LED_4_LS
2
1
X5R25V0.1UFC416 1
2 5%1/10W4.7KR421
3
2
1
4
6
5
SN74AVC1T45
U70
1920181716
1413
11
4
910
56
87
15
13
12
2
U32 TSSOP_20
TXS0108E
GPIO_LED_5 25
GPIO_LED_6 25
25GPIO_LED_7
SI5324_RST 422 SI5324_RST_LS
GPIO_LED_7_LS23
23 GPIO_LED_6_LS
23 GPIO_LED_5_LS
GPIO_LED_3_LS23
GPIO_LED_2_LS23
GPIO_LED_1_LS23
GPIO_LED_0_LS23
25GPIO_LED_3
GPIO_LED_2 25
25GPIO_LED_1
25GPIO_LED_0
VCC1V8
6
7
15
14
4
8
9
13
12
5
10 11
3 2
1
16
U39 QFN_RSV_16
SN74AVC4T245
FMC1_HPC_PRSNT_M2C_B 18,2019FMC1_HPC_PG_M2C
PWRCTL1_VCC4B_PG 18,19,54
NC NC
23 FMC1_HPC_PRSNT_M2C_B_LS
VCC1V8 VCC1V8
23 FMC_C2M_PG_LSFMC1_HPC_PG_M2C_LS23
1
2
C560.1UF25VX5R
1
2
C580.1UF25VX5R
2
1
X5R25V0.1UFC57
2
1
X5R25V0.1UFC55
2
1
X5R25V0.1UFC591
2
C600.1UF25VX5R
1
2
C610.1UF25VX5R
1
2
C630.1UF25VX5R
2
1
X5R25V0.1UFC62
2
1
X5R25V0.1UFC64
VCC1V8
VCC1V8
1
2
C4170.1UF25VX5R
VCC2V5
NCNC
NCNC
NCNC
NCNC
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND
VIN
GND
EN ADJ
VOUT
IN OUT
GND
REF3012
GND
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
XADC Header and Reference
XADC Header and Reference
01
1.0
27 57
12-6-2012_11:50
DN
XADC_VCC5V0
XADC_AGND
1 2
3U35
IC VOLT REF, 1.25V
SOT23_3
XADC_VCC7,27
XADC_AGNDXADC_AGND
XADC_VREF27
1
2
3 4
5
U10TSOT_5
ADP123XADC_VCC7,27
3
2
1
HDR_1X3
J542 1
HDR_1X2
J53
12J9
HDR_1X2
1
2
3
J42
HDR_1X3
2
1
X5R10V10UFC65
1
2
C25210UF10VX5R
2
1 C33510UF16VX5R
2
1 R2932.7K1/10W1%
XADC_VCC5V0
7
2
6
4
8
1
3
5
9
11
13
15
17
19
10
12
14
16
18
20
J19
TST-110-01-G-D
XADC_VAUX8N_R23
1
2
C2681000PF50VX7R
21R186
100
1/10W
1%
XADC_GPIO_123 XADC_GPIO_0 23
27XADC_VAUX0N
XADC_VAUX8P 2727 XADC_VAUX8N
XADC_VAUX8P_R23
XADC_VAUX8N 27
27XADC_VAUX8P
XADC_GPIO_323 XADC_GPIO_2 23
XADC_VREF 27
XADC_VCC5V0
XADC_VN 27
27XADC_VP
XADC_VREFP7
3
2
1
HDR_1X3
J43
2
1 C33410UF16VX5R
7 XADC_VN_R
XADC_AGND12
L3
FERRITE-6002 1
HDR_1X2
J10
XADC_AGND
2
1 R2781.00K1/16W1%
XADC_AGND
VCCAUX
2 1
FERRITE-600
L527 XADC_VCC_HEADER
XADC_AGND
21R189
100
1/10W
1%
1 21%
1/10W
100
R188
21R187
100
1/10W
1%
21R185
100
1/10W
1%
1 21%
1/10W
100
R184
XADC_VAUX0N_R23
XADC_VAUX0P_R23
7 XADC_VP_R
7XADC_DXN
XADC_VP 27
XADC_VCC_HEADER 27
27XADC_VAUX0P
XADC_VAUX0P27
XADC_VN27
XADC_DXP7
XADC_VAUX0N 27
2
1
X7R50V1000PFC269
1
2
C2701000PF50VX7R
VCC5V0
2 1
FERRITE-600
L4
VCC1V8
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
SCHEM, ROHS COMPLIANT
ASSY P/N: 0431748PCB P/N: 1280666SCH P/N: 0381499
VC709 EVALUATION PLATFORM
Blank
PLACEHOLDER PAGE TO RETAIN NET NAMES
9-19-2012_15:39
5728 DN
1.0
01
GND
SCLSDA
A0A1A2
WP
VCCGND
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
THERMPAD
SD0SC0SD1SC1SD2SC2
SD7SC7
SD6SC6
SD5SC5
SD4SC4
SC3SD3
A1A0
A2
VCC
SCLSDA
RESET_B
GND
PCA9546A
THERMPAD
SD0SC0SD1SC1SD2SC2
SC3SD3
A1A0
A2
VCC
SCLSDA
GND
RESET_B
4CH_I2C_SWITCHS_PVQFN_N16
GND
SCHEM, ROHS COMPLIANT
ASSY P/N: 0431748PCB P/N: 1280666SCH P/N: 0381499
USB3320 PHY
VC709 EVALUATION PLATFORM
IIC Address = 0b1110101 (0x75)
IIC Address = 0b1110100 (0x74)
IIC Address = 0b1010100 (0x54)
9-19-2012_15:39
5729 DN
1.0
01
2
1 R136DNPDNPDNP2
1 R1354.7K1/10W5%
2
1 R1224.7K1/10W5%
1
2 DNPDNPDNPR125
2
1 R56DNPDNPDNP
151611
6
1
3
5
8
10
122
4
7
9
13
17
14
U14
SPARE_SCLSPARE_SDA
FMC1_HPC_IIC_SCL18
SFP3_IIC_SCL33
SFP4_IIC_SCL34
SFP4_IIC_SDA34
SFP3_IIC_SDA33
SFP2_IIC_SCL32
SFP2_IIC_SDA32
SFP1_IIC_SCL31
SFP1_IIC_SDA31
26,29IIC_MUX_RESET_B
VCC3V3
VCC3V3
29IIC_SDA_MAIN
IIC_SCL_MAIN 29
22 IIC_SDA_MAIN_LS
IIC_SCL_MAIN_LS22
1
25%1/10W4.7K
R398
VCC2V5
25
123456
1617
1415
1213
1011
87
2322
18
21
1920
24
9
U52 QFN_24
PCA9548ARGER
1
2 5%1/10W4.7KR244
1
32
Q16
NDS331N
460MW
VCC1V8
2
1 R3974.7K1/10W5%
1
2 5%1/10W4.7KR54
2
1 R594.7K1/10W5%
2
1 C660.1UF10VX5R
2
1 R634.7K1/10W5%
1
2 5%1/10W4.7KR62 1
2 DNPDNPDNPR243 1
2 5%1/10W4.7KR60
2
1 R614.7K1/10W5%
1
2 5%1/10W4.7KR64
2
1 R654.7K1/10W5%
1
2 5%1/10W4.7KR66
2
1 R674.7K1/10W5%
1
2 5%1/10W4.7KR71
2
1 R704.7K1/10W5%
1
2 5%1/10W4.7KR69
2
1 R684.7K1/10W5%
1
2 5%1/10W4.7KR73
2
1 R724.7K1/10W5%
2
1 R554.7K1/10W5%
2
1 R242DNPDNPDNP2
1 R584.7K1/10W5%
1
2 5%1/10W4.7KR57
2 3
1
460MW
NDS331N
Q17
USER_CLOCK_SDA3
4 SI5324_SDA10,14 IIC_SCL_DDR3
IIC_SCL_MAIN 2929IIC_SDA_MAIN
4 SI5324_SCL
29 SFP_IIC_SCL
10,14 IIC_SDA_DDR3
29 SFP_IIC_SDAEEPROM_IIC_SCL29
29 EEPROM_IIC_SDA
FMC1_HPC_IIC_SDA18
USER_CLOCK_SCL3
65
123
7
84
U6
M24C08-WDW6TP
2
1 R241DNPDNPDNP
2
1 R26101/10W5%
2
1
X5R25V0.1UFC4429 EEPROM_IIC_SCL
EEPROM_IIC_SDA29
1
2 5%1/10W4.7KR126
2
1 R137DNPDNPDNP
2
1 C1400.1UF10VX5R
VCC2V5
1
2 5%1/10W4.7KR124
2
1 R1234.7K1/10W5%
29SFP_IIC_SCLSFP_IIC_SDA 29
1
2 5%1/10W4.7KR134
2
1 R1334.7K1/10W5%
1
2 5%1/10W4.7KR132
2
1 R1314.7K1/10W5%
1
2 5%1/10W4.7KR130
2
1 R1294.7K1/10W5%
1
2 5%1/10W4.7KR128
2
1 R1274.7K1/10W5%
VCC3V3
IIC_MUX_RESET_B 26,29
VCC3V3
NCNC
GND
GND
SIG
GND1
GND4
GND3
GND2
SIG
GND1
GND4
GND3
GND2
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCO_17_AJ39VCCO_17_AH42VCCO_17_AF38VCCO_17_AE41VCCO_17_AC37VCCO_17_AB40
IO_25_VRP_17_AG37IO_L24N_T3_17_AK42IO_L24P_T3_17_AJ42IO_L23N_T3_17_AL39IO_L23P_T3_17_AK39IO_L22N_T3_17_AJ41IO_L22P_T3_17_AJ40
IO_L21N_T3_DQS_17_AL42IO_L21P_T3_DQS_17_AL41
IO_L20N_T3_17_AH41IO_L20P_T3_17_AH40
IO_L19N_T3_VREF_17_AL40IO_L19P_T3_17_AK40IO_L18N_T2_17_AK38IO_L18P_T2_17_AJ38IO_L17N_T2_17_AH38IO_L17P_T2_17_AG38IO_L16N_T2_17_AG42IO_L16P_T2_17_AF42
IO_L15N_T2_DQS_17_AH39IO_L15P_T2_DQS_17_AG39
IO_L14N_T2_SRCC_17_AG41IO_L14P_T2_SRCC_17_AF41IO_L13N_T2_MRCC_17_AF40IO_L13P_T2_MRCC_17_AF39IO_L12N_T1_MRCC_17_AD41IO_L12P_T1_MRCC_17_AD40IO_L11N_T1_SRCC_17_AE40IO_L11P_T1_SRCC_17_AE39
IO_L10N_T1_17_AC41IO_L10P_T1_17_AC40
IO_L9N_T1_DQS_17_AE38IO_L9P_T1_DQS_17_AD38
IO_L8N_T1_17_AE42IO_L8P_T1_17_AD42IO_L7N_T1_17_AC39IO_L7P_T1_17_AC38
IO_L6N_T0_VREF_17_AA41IO_L6P_T0_17_AA40IO_L5N_T0_17_AB39IO_L5P_T0_17_AB38IO_L4N_T0_17_AA42IO_L4P_T0_17_Y42
IO_L3N_T0_DQS_17_AA39IO_L3P_T0_DQS_17_Y39
IO_L2N_T0_17_Y40IO_L2P_T0_17_W40IO_L1N_T0_17_AB42IO_L1P_T0_17_AB41IO_0_VRN_17_Y38
XC7VX690TFFG1761BANK 17
MGTREFCLK1N_113_AK7MGTREFCLK1P_113_AK8MGTREFCLK0N_113_AH7MGTREFCLK0P_113_AH8
MGTHRXN3_113_AJ5MGTHRXP3_113_AJ6MGTHTXN3_113_AL1MGTHTXP3_113_AL2MGTHRXN2_113_AL5MGTHRXP2_113_AL6MGTHTXN2_113_AM3MGTHTXP2_113_AM4MGTHRXN1_113_AM7MGTHRXP1_113_AM8MGTHTXN1_113_AN1MGTHTXP1_113_AN2MGTHRXN0_113_AN5MGTHRXP0_113_AN6MGTHTXN0_113_AP3MGTHTXP0_113_AP4
XC7VX690TFFG1761BANK 113
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
DISCLAIMER
VC709 EVALUATION PLATFORM
FPGA Bank 17
Note: SFPx_TX_DISABLE_LS_B is not namedcorrectly, SFP TX is disabled when HIGH
AK7AK8AH7AH8AJ5AJ6AL1AL2AL5AL6AM3AM4AM7AM8AN1AN2AN5AN6AP3AP4
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
AJ39AH42AF38AE41AC37AB40
AG37AK42AJ42AL39AK39AJ41AJ40AL42AL41AH41AH40AL40AK40AK38AJ38AH38AG38AG42AF42AH39AG39AG41AF41AF40AF39AD41AD40AE40AE39AC41AC40AE38AD38AE42AD42AC39AC38AA41AA40AB39AB38AA42Y42AA39Y39Y40W40AB42AB41Y38
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
12-21-2012_13:14
01
1.0
DN30 57
VCC1V8_FPGA
NC
NCNC
NCNC
NCNC
NCNC
NC
NCNC
NCNC
NCNC
NCNC
NC
NCNC
NCNC
SFP1_TX_DISABLE_LS_B 31SFP1_MOD_DETECT_LS 31
SFP1_LOS_LS 31
SFP1_RS1_LS 31
SFP1_TX_FAULT_LS 31
SFP1_RS0_LS 31
SFP2_MOD_DETECT_LS 32
SFP2_TX_DISABLE_LS_B 32
SFP2_LOS_LS 32
SFP2_RS1_LS 32
SFP2_TX_FAULT_LS 32
SFP2_RS0_LS 32
SFP3_TX_DISABLE_LS_B 33SFP3_MOD_DETECT_LS 33
SFP3_LOS_LS 33
SFP3_RS1_LS 33
SFP3_TX_FAULT_LS 33
SFP3_RS0_LS 33
SFP4_TX_DISABLE_LS_B 34SFP4_MOD_DETECT_LS 34
SFP4_LOS_LS 34
SFP4_RS1_LS 34
SFP4_TX_FAULT_LS 34
SFP4_RS0_LS 34
NC
NCNC
1
2
5
4
3
J25
32K10K-400L5
3
4
5
2
1
32K10K-400L5
J26
21
X5R
25V
0.1UF
C25
1 2
C24
0.1UF
25V
X5R
SMA_MGT_REFCLK_N 3030SMA_MGT_REFCLK_P
SMA_MGT_REFCLK_C_N
SMA_MGT_REFCLK_C_P
30SMA_MGT_REFCLK_P
30SMA_MGT_REFCLK_N
4SI5324_OUT_C_N 4SI5324_OUT_C_PSFP4_RX_N 34
32SFP2_RX_N
SFP1_RX_N 31
SFP1_RX_P 3131SFP1_TX_N
SFP1_TX_P 31
33SFP3_TX_PSFP3_TX_N 33
33SFP3_RX_P
33SFP3_RX_NSFP4_TX_P 34
34SFP4_TX_NSFP4_RX_P 34
32SFP2_TX_PSFP2_TX_N 32
32SFP2_RX_P
VCC1V8_FPGA
1
2
C402100UF6.3X5R
VCC3V3
GND
GND
GND
GND
GND
VCC3V3
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND12
GND1GND2GND3GND4GND5GND6GND7GND8GND9GND10
TD_NTD_P
VCCTVCCR
RD_PRD_N
LOS
VEET_3VEET_2
VEER_3
VEER_1VEER_2
VEET_1
RS0RS1
MOD_ABS
SCLSDA
TX_DISABLETX_FAULT
GND11
VCCBB1B2B3B4
B6B7
GND
A3
A8OE
A4A5
A7A6
B5
A1A2
B8
VCCA
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
SFP+ Connector and Cage
IIC Address = 0b1010000 (0x50)
SFP+ Connector#1 and Cage
TX is disabled when HIGH
DN
12-6-2012_11:50
5731
1.0
01
SFP1_TX_FAULTSFP1_TX_DISABLE_B
1
2 DNPDNPDNPR12
1920181716
1413
11
4
910
56
87
15
13
12
2
U2 TSSOP_20
TXS0108E
SFP1_IIC_SDA29
SFP1_VCCR
SFP1_IIC_SCL29
SFP1_TX_DISABLE_LS_B30
32
21222324252627282930
1918
1615
1312
8
2017
14
1011
1
79
6
54
32
31
P3
74441-0010
SFP1_VCCT
30SFP1_TX_P
30SFP1_TX_N
CG1
74754-0101
2
1 C11522UF25VX5R
2
1 C11422UF25VX5R
1 2
L6
4.7UH
3.0A
20%
21
20%
3.0A
4.7UHL7
1
2
C220.1UF25VX5R
30SFP1_RX_PSFP1_RX_N 30
2
1
X5R25V0.1UFC23
VCC1V8
2
1
X5R25V0.1UFC1001
2
C980.1UF25VX5R
VCC3V3
2
1 R114.7K1/10W5% 2
1 R134.7K1/10W5%
1
2 5%1/10W4.7KR141
2 5%1/10W4.7KR391
2
1 R3924.7K1/10W5%
SFP1_MOD_DETECT_LS30
SFP1_LOS_LS30
SFP1_RS1_LS30
SFP1_TX_FAULT_LS30
SFP1_RS0_LS30
SFP1_MOD_DETECTSFP1_RS0SFP1_RS1SFP1_LOS
NCNC
NCNC
GND
GND
GND
GND
GND
VCC3V3
VCC3V3
GND12
GND1GND2GND3GND4GND5GND6GND7GND8GND9GND10
TD_NTD_P
VCCTVCCR
RD_PRD_N
LOS
VEET_3VEET_2
VEER_3
VEER_1VEER_2
VEET_1
RS0RS1
MOD_ABS
SCLSDA
TX_DISABLETX_FAULT
GND11
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCBB1B2B3B4
B6B7
GND
A3
A8OE
A4A5
A7A6
B5
A1A2
B8
VCCA
TX is disabled when HIGH
IIC Address = 0b1010000 (0x50)
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FMC 2 HPC Header, Rows E, F, G
SFP+ Connector#2 and Cage
01
1.0
32 57
12-6-2012_11:50
DN
SFP2_TX_FAULTSFP2_TX_DISABLE_B
1
2 DNPDNPDNPR19
1920181716
1413
11
4
910
56
87
15
13
12
2
U8 TSSOP_20
TXS0108E
SFP2_VCCR
29 SFP2_IIC_SDA
29 SFP2_IIC_SCL
NCNC
SFP2_MOD_DETECT_LS30
SFP2_TX_DISABLE_LS_B30 SFP2_MOD_DETECT
SFP2_LOSSFP2_RS1
VCC1V8
2
1 R204.7K1/10W5%
SFP2_VCCT
2
1 R224.7K1/10W5%
CG2
74754-0101
2
1 C9922UF25VX5R
2
1 C7822UF25VX5R
1 2
L12
4.7UH
3.0A
20%
21
20%
3.0A
4.7UHL11
1
2 5%1/10W4.7KR21
32
21222324252627282930
1918
1615
1312
8
2017
14
1011
1
79
6
54
32
31
P2
74441-0010
1
2
C730.1UF25VX5R
2
1
X5R25V0.1UFC72
30SFP2_TX_P
30SFP2_TX_N
30SFP2_RX_PSFP2_RX_N 30 1
2 5%1/10W4.7KR23
2
1 R184.7K1/10W5%
2
1
X5R25V0.1UFC1031
2
C1020.1UF25VX5R
VCC3V3
SFP2_RS0
SFP2_LOS_LS30
SFP2_RS1_LS30
SFP2_TX_FAULT_LS30
SFP2_RS0_LS30
NCNC
VCC3V3
GND
GND
GND
GND
GND
VCC3V3
GND12
GND1GND2GND3GND4GND5GND6GND7GND8GND9GND10
TD_NTD_P
VCCTVCCR
RD_PRD_N
LOS
VEET_3VEET_2
VEER_3
VEER_1VEER_2
VEET_1
RS0RS1
MOD_ABS
SCLSDA
TX_DISABLETX_FAULT
GND11
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCBB1B2B3B4
B6B7
GND
A3
A8OE
A4A5
A7A6
B5
A1A2
B8
VCCA
TX is disabled when HIGH
IIC Address = 0b1010000 (0x50)
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORMSCHEM, ROHS COMPLIANTFMC 2 HPC Header, Rows H, J, K
SFP+ Connector#3 and Cage
01
1.0
33 57
12-6-2012_11:50
DN
SFP3_TX_FAULTSFP3_TX_DISABLE_B
1920181716
1413
11
4
910
56
87
15
13
12
2
U9 TSSOP_20
TXS0108E
SFP3_VCCR
SFP3_IIC_SDA29 SFP3_IIC_SCL29
CG3
74754-0101
2
1 C10622UF25VX5R
2
1 C10122UF25VX5R
1 2
L14
4.7UH
3.0A
20%
21
20%
3.0A
4.7UHL13
32
21222324252627282930
1918
1615
1312
8
2017
14
1011
1
79
6
54
32
31
P4
74441-0010
1
2
C750.1UF25VX5R
2
1
X5R25V0.1UFC74
SFP3_VCCT
SFP3_TX_P 30SFP3_TX_N 30
SFP3_RX_P 3030SFP3_RX_N
VCC1V8
2
1
X5R25V0.1UFC1051
2
C1040.1UF25VX5R
VCC3V3
2
1 R304.7K1/10W5% 2
1 R334.7K1/10W5%
1
2 5%1/10W4.7KR311
2 5%1/10W4.7KR85
2
1 R244.7K1/10W5%
SFP3_TX_DISABLE_LS_B30 SFP3_MOD_DETECT_LS30
SFP3_LOS_LS30
SFP3_RS1_LS30
SFP3_TX_FAULT_LS30
SFP3_RS0_LS30
SFP3_MOD_DETECTSFP3_RS0SFP3_RS1SFP3_LOS
NCNCNCNC
1
2 DNPDNPDNPR29
VCC3V3
GND
GND
GND
GND
GND
VCC3V3
GND12
GND1GND2GND3GND4GND5GND6GND7GND8GND9GND10
TD_NTD_P
VCCTVCCR
RD_PRD_N
LOS
VEET_3VEET_2
VEER_3
VEER_1VEER_2
VEET_1
RS0RS1
MOD_ABS
SCLSDA
TX_DISABLETX_FAULT
GND11
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCBB1B2B3B4
B6B7
GND
A3
A8OE
A4A5
A7A6
B5
A1A2
B8
VCCA
TX is disabled when HIGH
IIC Address = 0b1010000 (0x50)
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FMC 2 HPC Header, GND
SFP+ Connector#4 and Cage
DN
12-6-2012_11:50
5734
1.0
01
SFP4_TX_FAULTSFP4_TX_DISABLE_B
1920181716
1413
11
4
910
56
87
15
13
12
2
U11 TSSOP_20
TXS0108E
SFP4_VCCR
SFP4_MOD_DETECT_LS30
SFP4_IIC_SDA29 SFP4_IIC_SCL29
CG4
74754-0101
2
1 C10822UF25VX5R
2
1 C10722UF25VX5R
1 2
L16
4.7UH
3.0A
20%
21
20%
3.0A
4.7UHL15
32
21222324252627282930
1918
1615
1312
8
2017
14
1011
1
79
6
54
32
31
P5
74441-0010
1
2
C770.1UF25VX5R
2
1
X5R25V0.1UFC76
SFP4_VCCT
30SFP4_TX_P
30SFP4_TX_N
30SFP4_RX_PSFP4_RX_N 30
VCC1V8
2
1
X5R25V0.1UFC1221
2
C1210.1UF25VX5R
VCC3V3
2
1 R984.7K1/10W5% 2
1 R1004.7K1/10W5%
1
2 5%1/10W4.7KR991
2 5%1/10W4.7KR101
2
1 R884.7K1/10W5%
SFP4_TX_DISABLE_LS_B30
SFP4_LOS_LS30
SFP4_RS1_LS30
SFP4_TX_FAULT_LS30
SFP4_RS0_LS30
SFP4_MOD_DETECTSFP4_RS0SFP4_RS1SFP4_LOS
NCNC
NCNC
1
2 DNPDNPDNPR89
GND
VCC3V3
RESERVED
RESERVED
RESERVED
GND
+3.3V
+3.3V
PRSNT#2
GND
GND
GND
+12V
RESERVED
GND
GND
GND
+12V
SMCLK
SMDAT
+3.3Vaux
WAKE#
KEY
GND
GND
GND
GND
GND
GND
+12V
GND
PETp1
PETn1
PETp2
PETn2
PETp3
PETn3
PETp4
PETn4
GND
GND
PETp5
PETn5
GND
GND
PETp6
PETn6
PETp7
PETn7
GND
PRSNT#2
PRSNT#1
+12V
GND
+12V
GND
JTAG1/TRST#
JTAG2/TCK
JTAG3/TDI
JTAG4/TDO
JTAG5/TMS+3.3V
PRSNT#2
PERST
KEY
REFCLK+
REFCLK-
GND
PETp0
PETn0
PERp0
PERn0
PERp1
PERn1
PERp2
PERn2
PERp3
PERn3
PERp4
PERn4
PERp5
PERn5
PERp6
PERn6
PERp7
PERn7
GND
GND
RESERVED
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
PCIe 8X Card Edge
PCIe 8X Card Edge
01
1.0
35 57
9-19-2012_15:39
DN
21R97
15
1/10W
1%
35PCIE_PRSNT_B
26PCIE_PERST
36PCIE_TX4_N
36PCIE_TX4_P
PCIE_TX7_P 36
36PCIE_TX5_P
1 2
C240
0.22UF
16V
X5R
PCIE_TX0_P 36
36PCIE_TX2_P
PCIE_TX1_P 36
PCIE_TX3_P 36
36PCIE_TX6_P
PCIE_TX7_C_N
PCIE_TX7_C_P
36PCIE_TX7_N
PCIE_TX6_C_N
PCIE_TX6_C_P
36PCIE_TX6_N
PCIE_TX5_C_N
PCIE_TX5_C_P
PCIE_TX5_N 36
PCIE_CLK_QO_C_N
36PCIE_CLK_QO_PPCIE_CLK_QO_C_P 21
X7R
25V
0.01UF
C188
1 2DNP
DNP
DNP
R236
PCIE_WAKE_B_RPCIE_WAKE_B26
35 PCIE_PRSNT_X8
35 PCIE_PRSNT_X4
35 PCIE_PRSNT_X1
PCIE_PRSNT_B 35
2
1 R234DNPDNPDNP
1
2 DNPDNPDNPR235
PCIE_TX0_C_N
PCIE_TX0_C_P
NC
1 2
C231
0.22UF
16V
X5R
36 PCIE_RX7_N
PCIE_RX7_P36
36 PCIE_RX6_N
PCIE_RX6_P36
PCIE_RX5_N36
36 PCIE_RX5_P
36 PCIE_RX4_N
PCIE_RX4_P36
PCIE_RX3_N36
36 PCIE_RX3_P
PCIE_RX2_N36
PCIE_RX2_P36
36 PCIE_RX1_N
36 PCIE_RX1_P
PCIE_RX0_N36
36 PCIE_RX0_P
PCIE_TX0_N 36
36PCIE_TX2_N
PCIE_PRSNT_X135 1 2
3
5 6
4
J49
HDR_2X3
NC
NC
NC
PCIE_TX4_C_P
PCIE_TX4_C_N
PCIE_TX2_C_N
PCIE_TX2_C_P
PCIE_TX3_C_N
NC
NC
A1
A10
A11
A14
A15
A16
A17
A19
A2
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A3
A30
A31
A32
A33
A34
A35
A36
A37
A38
A39
A4
A40
A41
A42
A43
A44
A45
A46
A47
A48
A49
A5
A6
A7
A8
A9
B10
B11
B15
B16
B17
B18
B19
B2
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B3
B30
B31
B32
B33
B34
B35
B36
B37
B38
B39
B40
B41
B42
B43
B44
B45
B46
B47
B48
B49
B5
B6
B7
B8
B9
B1
B4
B14
A18
B12
B13
A12
A13
P1
PCIE_8LANE_EDGE
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
35 PCIE_PRSNT_X4
35 PCIE_PRSNT_X8
21
X5R
16V
0.22UF
C232
1 2
C234
0.22UF
16V
X5R
21
X5R
16V
0.22UF
C233
1 2
C236
0.22UF
16V
X5R
21
X5R
16V
0.22UF
C235
1 2
C238
0.22UF
16V
X5R
21
X5R
16V
0.22UF
C237
21
X5R
16V
0.22UF
C239
1 2
C242
0.22UF
16V
X5R
21
X5R
16V
0.22UF
C241
1 2
C244
0.22UF
16V
X5R
21
X5R
16V
0.22UF
C243
1 2
C246
0.22UF
16V
X5R
21
X5R
16V
0.22UF
C245
1 2
C189
0.01UF
25V
X7R
PCIE_TX3_C_P
PCIE_TX1_C_N
PCIE_TX1_C_P
36PCIE_TX3_N
PCIE_TX1_N 36
36PCIE_CLK_QO_N
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
MGTREFCLK1N_114_AF7MGTREFCLK1P_114_AF8MGTREFCLK0N_114_AD7MGTREFCLK0P_114_AD8
MGTHRXN3_114_AD3MGTHRXP3_114_AD4MGTHTXN3_114_AG1MGTHTXP3_114_AG2MGTHRXN2_114_AE5MGTHRXP2_114_AE6MGTHTXN2_114_AH3MGTHTXP2_114_AH4MGTHRXN1_114_AF3MGTHRXP1_114_AF4MGTHTXN1_114_AJ1MGTHTXP1_114_AJ2MGTHRXN0_114_AG5MGTHRXP0_114_AG6MGTHTXN0_114_AK3MGTHTXP0_114_AK4
XC7VX690TFFG1761BANK 114
MGTRREF_115_B11MGTAVTTRCAL_115_A12MGTREFCLK1N_115_AB7MGTREFCLK1P_115_AB8MGTREFCLK0N_115_Y7MGTREFCLK0P_115_Y8
MGTHRXN3_115_Y3MGTHRXP3_115_Y4MGTHTXN3_115_W1MGTHTXP3_115_W2
MGTHRXN2_115_AA5MGTHRXP2_115_AA6MGTHTXN2_115_AA1MGTHTXP2_115_AA2MGTHRXN1_115_AB3MGTHRXP1_115_AB4MGTHTXN1_115_AC1MGTHTXP1_115_AC2MGTHRXN0_115_AC5MGTHRXP0_115_AC6MGTHTXN0_115_AE1MGTHTXP0_115_AE2
XC7VX690TFFG1761BANK 115
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA GT Banks 113, 114
FPGA GT Banks 113, 114
B11A12AB7AB8Y7Y8Y3Y4W1W2AA5AA6AA1AA2AB3AB4AC1AC2AC5AC6AE1AE2
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
AF7AF8AD7AD8AD3AD4AG1AG2AE5AE6AH3AH4AF3AF4AJ1AJ2AG5AG6AK3AK4
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
DN
12-21-2012_13:14
5736
1.0
01
PCIE_RX4_N 35
35PCIE_TX7_PPCIE_TX7_N 35
35PCIE_RX7_PPCIE_RX7_N 35PCIE_TX6_P 35PCIE_TX6_N 35
35PCIE_RX6_PPCIE_RX6_N 35PCIE_TX5_P 35
35PCIE_TX5_NPCIE_RX5_P 35
35PCIE_RX5_NPCIE_TX4_P 35PCIE_TX4_N 35
35PCIE_RX4_P
NCNC
2
1
1%1/10W100R165
MGTAVTT
NCNC
PCIE_CLK_QO_P 35PCIE_CLK_QO_N 35
35PCIE_TX3_PPCIE_TX3_N 35PCIE_RX3_P 35
35PCIE_RX3_NPCIE_TX2_P 35PCIE_TX2_N 35
35PCIE_RX2_P
35PCIE_RX2_N
35PCIE_TX1_P
35PCIE_TX1_NPCIE_RX1_P 35PCIE_RX1_N 35
35PCIE_TX0_P
35PCIE_TX0_NPCIE_RX0_P 35
35PCIE_RX0_NNCNC
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
MGTREFCLK1N_117_M7MGTREFCLK1P_117_M8MGTREFCLK0N_117_K7MGTREFCLK0P_117_K8
MGTHRXN3_117_J5MGTHRXP3_117_J6MGTHTXN3_117_K3MGTHTXP3_117_K4MGTHRXN2_117_L5MGTHRXP2_117_L6MGTHTXN2_117_L1MGTHTXP2_117_L2MGTHRXN1_117_N5MGTHRXP1_117_N6MGTHTXN1_117_M3MGTHTXP1_117_M4MGTHRXN0_117_P7MGTHRXP0_117_P8MGTHTXN0_117_N1MGTHTXP0_117_N2
XC7VX690TFFG1761BANK 117
MGTREFCLK1N_118_G9MGTREFCLK1P_118_G10MGTREFCLK0N_118_E9MGTREFCLK0P_118_E10
MGTHRXN3_118_E5MGTHRXP3_118_E6MGTHTXN3_118_F3MGTHTXP3_118_F4MGTHRXN2_118_F7MGTHRXP2_118_F8MGTHTXN2_118_G1MGTHTXP2_118_G2MGTHRXN1_118_G5MGTHRXP1_118_G6MGTHTXN1_118_H3MGTHTXP1_118_H4MGTHRXN0_118_H7MGTHRXP0_118_H8MGTHTXN0_118_J1MGTHTXP0_118_J2
XC7VX690TFFG1761BANK 118
MGTREFCLK1N_119_C9MGTREFCLK1P_119_C10MGTREFCLK0N_119_A9MGTREFCLK0P_119_A10
MGTHRXN3_119_A5MGTHRXP3_119_A6MGTHTXN3_119_B3MGTHTXP3_119_B4MGTHRXN2_119_B7MGTHRXP2_119_B8MGTHTXN2_119_C1MGTHTXP2_119_C2MGTHRXN1_119_C5MGTHRXP1_119_C6MGTHTXN1_119_D3MGTHTXP1_119_D4MGTHRXN0_119_D7MGTHRXP0_119_D8MGTHTXN0_119_E1MGTHTXP0_119_E2
XC7VX690TFFG1761BANK 119
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA GT Banks 117, 118, 119
FPGA GT Banks 117, 118, 119
C9C10A9A10A5A6B3B4B7B8C1C2C5C6D3D4D7D8E1E2
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
G9G10E9E10E5E6F3F4F7F8G1G2G5G6H3H4H7H8J1J2
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
M7M8K7K8J5J6K3K4L5L6L1L2N5N6M3M4P7P8N1N2
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
01
1.0
37 57
12-21-2012_13:14
DN
NC
1 2X5R
25V
0.1UF
C5
21C394
0.1UF
25V
X5R
37FMC1_HPC_GBTCLK1_M2C_C_N
37FMC1_HPC_GBTCLK1_M2C_C_P
18FMC1_HPC_GBTCLK1_M2C_N
18 FMC1_HPC_GBTCLK1_M2C_P 37FMC1_HPC_GBTCLK0_M2C_C_P
37FMC1_HPC_GBTCLK0_M2C_C_N
FMC1_HPC_GBTCLK0_M2C_P18
1 2
C6
0.1UF
25V
X5R
1 2X5R
25V
0.1UF
C393
37FMC1_HPC_GBTCLK1_M2C_C_P
18FMC1_HPC_DP6_C2M_P
18FMC1_HPC_DP6_C2M_N
FMC1_HPC_DP7_C2M_N 18
18FMC1_HPC_DP7_M2C_N
18FMC1_HPC_DP6_M2C_N
18FMC1_HPC_DP5_M2C_N18FMC1_HPC_DP5_M2C_P
FMC1_HPC_DP5_C2M_N 18
FMC1_HPC_DP5_C2M_P 1818FMC1_HPC_DP4_M2C_N18FMC1_HPC_DP4_M2C_P
18FMC1_HPC_DP4_C2M_P
18FMC1_HPC_DP4_C2M_N
18FMC1_HPC_DP7_M2C_P
FMC1_HPC_DP7_C2M_P 18
18FMC1_HPC_DP6_M2C_P
37FMC1_HPC_GBTCLK1_M2C_C_N
FMC1_HPC_GBTCLK0_M2C_N18
18FMC1_HPC_DP0_C2M_P
18FMC1_HPC_DP0_C2M_NFMC1_HPC_DP0_M2C_P 18FMC1_HPC_DP0_M2C_N 18
18FMC1_HPC_DP1_C2M_P
18FMC1_HPC_DP1_C2M_N
18FMC1_HPC_DP1_M2C_P
18FMC1_HPC_DP1_M2C_N
18FMC1_HPC_DP2_C2M_P
18FMC1_HPC_DP2_C2M_N
18FMC1_HPC_DP2_M2C_P
18FMC1_HPC_DP2_M2C_NFMC1_HPC_DP3_C2M_P 18FMC1_HPC_DP3_C2M_N 18
18FMC1_HPC_DP3_M2C_P
18FMC1_HPC_DP3_M2C_N
NCNC
NCNCNCNC
FMC1_HPC_DP9_M2C_N 18
FMC1_HPC_DP9_M2C_P 1818FMC1_HPC_DP9_C2M_N18FMC1_HPC_DP9_C2M_P
FMC1_HPC_DP8_M2C_N 18
FMC1_HPC_DP8_M2C_P 18
FMC1_HPC_DP8_C2M_P 18FMC1_HPC_DP8_C2M_N 18
NCNCNCNC
NCNCNCNC
NC
37FMC1_HPC_GBTCLK0_M2C_C_P
37FMC1_HPC_GBTCLK0_M2C_C_N
GNDGND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
MGTREFCLK1N_111_BA9MGTREFCLK1P_111_BA10MGTREFCLK0N_111_AW9MGTREFCLK0P_111_AW10
MGTHRXN3_111_AW5MGTHRXP3_111_AW6MGTHTXN3_111_AW1MGTHTXP3_111_AW2MGTHRXN2_111_AY7MGTHRXP2_111_AY8MGTHTXN2_111_AY3MGTHTXP2_111_AY4MGTHRXN1_111_BA5MGTHRXP1_111_BA6MGTHTXN1_111_BA1MGTHTXP1_111_BA2MGTHRXN0_111_BB7MGTHRXP0_111_BB8MGTHTXN0_111_BB3MGTHTXP0_111_BB4
XC7VX690TFFG1761BANK 111
MGTREFCLK1N_116_V7MGTREFCLK1P_116_V8MGTREFCLK0N_116_T7MGTREFCLK0P_116_T8
MGTHRXN3_116_R5MGTHRXP3_116_R6MGTHTXN3_116_P3MGTHTXP3_116_P4MGTHRXN2_116_U5MGTHRXP2_116_U6MGTHTXN2_116_R1MGTHTXP2_116_R2MGTHRXN1_116_V3MGTHRXP1_116_V4MGTHTXN1_116_T3MGTHTXP1_116_T4MGTHRXN0_116_W5MGTHRXP0_116_W6MGTHTXN0_116_U1MGTHTXP0_116_U2
XC7VX690TFFG1761BANK 116
MGTREFCLK1N_112_AU9MGTREFCLK1P_112_AU10MGTREFCLK0N_112_AT7MGTREFCLK0P_112_AT8
MGTHRXN3_112_AP7MGTHRXP3_112_AP8MGTHTXN3_112_AR1MGTHTXP3_112_AR2MGTHRXN2_112_AR5MGTHRXP2_112_AR6MGTHTXN2_112_AT3MGTHTXP2_112_AT4MGTHRXN1_112_AU5MGTHRXP1_112_AU6MGTHTXN1_112_AU1MGTHTXP1_112_AU2MGTHRXN0_112_AV7MGTHRXP0_112_AV8MGTHTXN0_112_AV3MGTHTXP0_112_AV4
XC7VX690TFFG1761BANK 112
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Bank 31, GT Banks 111, 112
FPGA Bank 31, GT Banks 111, 112
AU9AU10AT7AT8AP7AP8AR1AR2AR5AR6AT3AT4AU5AU6AU1AU2AV7AV8AV3AV4
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
V7V8T7T8R5R6P3P4U5U6R1R2V3V4T3T4W5W6U1U2
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
BA9BA10AW9AW10AW5AW6AW1AW2AY7AY8AY3AY4BA5BA6BA1BA2BB7BB8BB3BB4
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
01
1.0
38 57
12-21-2012_13:14
DN
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
NCNC
GND
GND
GND
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND
MGTAVCC_G10_AA8MGTAVCC_G10_AC8MGTAVCC_G10_AE8MGTAVCC_G10_AJ8MGTAVCC_G10_AL8MGTAVCC_G10_AN8MGTAVCC_G10_AR8MGTAVCC_G10_AU8MGTAVCC_G10_AW8MGTAVCC_G10_BA8MGTAVCC_G10_W8
XC7VX690TFFG1761BANK MGTAVCC_G10
MGTAVCC_G11_C8MGTAVCC_G11_E8MGTAVCC_G11_G8MGTAVCC_G11_J8MGTAVCC_G11_L8
XC7VX690TFFG1761BANK MGTAVCC_G11
MGTAVTT_G10_R4MGTAVTT_G10_W4MGTAVTT_G10_AA4MGTAVTT_G10_AC4MGTAVTT_G10_AE4MGTAVTT_G10_AJ4MGTAVTT_G10_AL4MGTAVTT_G10_AM6MGTAVTT_G10_AN4MGTAVTT_G10_AP6MGTAVTT_G10_AR4MGTAVTT_G10_AU4MGTAVTT_G10_AV6MGTAVTT_G10_AW4MGTAVTT_G10_AY6MGTAVTT_G10_BA4
XC7VX690TFFG1761BANK MGTAVTT_G10
MGTVCCAUX_G11_N8
XC7VX690TFFG1761BANK MGTVCCAUX_G11
MGTVCCAUX_G10_R8MGTVCCAUX_G10_U8
XC7VX690TFFG1761BANK MGTVCCAUX_G10
MGTAVTT_G11_B6MGTAVTT_G11_C4MGTAVTT_G11_D6MGTAVTT_G11_E4MGTAVTT_G11_F6MGTAVTT_G11_G4MGTAVTT_G11_H6MGTAVTT_G11_J4MGTAVTT_G11_L4MGTAVTT_G11_N4MGTAVTT_G11_P6
XC7VX690TFFG1761BANK MGTAVTT_G11
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Power Pins
FPGA Power Pins
B6C4D6E4F6G4H6J4L4N4P6
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
R8U8
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
N8
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
R4W4AA4AC4AE4AJ4AL4AM6AN4AP6AR4AU4AV6AW4AY6BA4
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
C8E8G8J8L8
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
AA8AC8AE8AJ8AL8AN8AR8AU8AW8BA8W8
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
01
1.0
39 57
12-21-2012_13:14
DN
MGTAVCC
MGTVCCAUXMGTAVCC
MGTAVTT
MGTAVCC
MGTVCCAUX
MGTAVTT
1
2
C1444.7UF6.3VX5R
MGTAVCC
1
2
C1454.7UF6.3VX5R
MGTAVTT
1
2
C1464.7UF6.3VX5R
MGTAVTT
1
2
C1474.7UF6.3VX5R
MGTVCCAUX
1
2
C1484.7UF6.3VX5R
MGTVCCAUX
1
2
C1494.7UF6.3VX5R
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCO_12_AY26VCCO_12_AW29VCCO_12_AU25VCCO_12_AT28VCCO_12_AN27VCCO_12_AK26
IO_25_VRP_12_AP26IO_L24N_T3_12_AJ26IO_L24P_T3_12_AJ25IO_L23N_T3_12_AL26IO_L23P_T3_12_AL25IO_L22N_T3_12_AK25IO_L22P_T3_12_AK24
IO_L21N_T3_DQS_12_AM27IO_L21P_T3_DQS_12_AM26
IO_L20N_T3_12_AL27IO_L20P_T3_12_AK27
IO_L19N_T3_VREF_12_AM29IO_L19P_T3_12_AM28IO_L18N_T2_12_AN26IO_L18P_T2_12_AN25IO_L17N_T2_12_AR25IO_L17P_T2_12_AP25IO_L16N_T2_12_AT26IO_L16P_T2_12_AT25
IO_L15N_T2_DQS_12_AP28IO_L15P_T2_DQS_12_AN28
IO_L14N_T2_SRCC_12_AR28IO_L14P_T2_SRCC_12_AP27IO_L13N_T2_MRCC_12_AT27IO_L13P_T2_MRCC_12_AR27IO_L12N_T1_MRCC_12_AU27IO_L12P_T1_MRCC_12_AU26IO_L11N_T1_SRCC_12_AV28IO_L11P_T1_SRCC_12_AU28
IO_L10N_T1_12_AW28IO_L10P_T1_12_AW27
IO_L9N_T1_DQS_12_AV26IO_L9P_T1_DQS_12_AV25
IO_L8N_T1_12_AT29IO_L8P_T1_12_AR29IO_L7N_T1_12_AW26IO_L7P_T1_12_AW25
IO_L6N_T0_VREF_12_BA29IO_L6P_T0_12_AY29IO_L5N_T0_12_BB27IO_L5P_T0_12_BB26IO_L4N_T0_12_BB29IO_L4P_T0_12_BB28
IO_L3N_T0_DQS_12_BA27IO_L3P_T0_DQS_12_BA26
IO_L2N_T0_12_AV29IO_L2P_T0_12_AU29IO_L1N_T0_12_AY28IO_L1P_T0_12_AY27IO_0_VRN_12_AN29
XC7VX690TFFG1761BANK 12
VCCO_16_Y36VCCO_16_AG35VCCO_16_AE31VCCO_16_AD34VCCO_16_AB30VCCO_16_AA33
IO_25_VRP_16_AB34IO_L24N_T3_16_AC29IO_L24P_T3_16_AB29IO_L23N_T3_16_AA30IO_L23P_T3_16_AA29IO_L22N_T3_16_AD30IO_L22P_T3_16_AC30
IO_L21N_T3_DQS_16_AA32IO_L21P_T3_DQS_16_AA31
IO_L20N_T3_16_AD31IO_L20P_T3_16_AC31
IO_L19N_T3_VREF_16_Y33IO_L19P_T3_16_Y32IO_L18N_T2_16_AE30IO_L18P_T2_16_AE29IO_L17N_T2_16_AE35IO_L17P_T2_16_AE34IO_L16N_T2_16_AF32IO_L16P_T2_16_AF31
IO_L15N_T2_DQS_16_AE33IO_L15P_T2_DQS_16_AE32IO_L14N_T2_SRCC_16_AD35IO_L14P_T2_SRCC_16_AC34IO_L13N_T2_MRCC_16_AD33IO_L13P_T2_MRCC_16_AD32IO_L12N_T1_MRCC_16_AC33IO_L12P_T1_MRCC_16_AB33IO_L11N_T1_SRCC_16_AB32IO_L11P_T1_SRCC_16_AB31
IO_L10N_T1_16_AA35IO_L10P_T1_16_AA34
IO_L9N_T1_DQS_16_AB37IO_L9P_T1_DQS_16_AB36
IO_L8N_T1_16_AA36IO_L8P_T1_16_Y35IO_L7N_T1_16_AA37IO_L7P_T1_16_Y37
IO_L6N_T0_VREF_16_AH36IO_L6P_T0_16_AG36IO_L5N_T0_16_AC36IO_L5P_T0_16_AC35IO_L4N_T0_16_AD37IO_L4P_T0_16_AD36
IO_L3N_T0_DQS_16_AG34IO_L3P_T0_DQS_16_AF34
IO_L2N_T0_16_AF37IO_L2P_T0_16_AE37IO_L1N_T0_16_AF36IO_L1P_T0_16_AF35IO_0_VRN_16_Y34
XC7VX690TFFG1761BANK 16
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
HDMI CONNECTOR
FPGA Banks 12, 16
Y36AG35AE31AD34AB30AA33
AB34AC29AB29AA30AA29AD30AC30AA32AA31AD31AC31Y33Y32AE30AE29AE35AE34AF32AF31AE33AE32AD35AC34AD33AD32AC33AB33AB32AB31AA35AA34AB37AB36AA36Y35AA37Y37AH36AG36AC36AC35AD37AD36AG34AF34AF37AE37AF36AF35Y34
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
AY26AW29AU25AT28AN27AK26
AP26AJ26AJ25AL26AL25AK25AK24AM27AM26AL27AK27AM29AM28AN26AN25AR25AP25AT26AT25AP28AN28AR28AP27AT27AR27AU27AU26AV28AU28AW28AW27AV26AV25AT29AR29AW26AW25BA29AY29BB27BB26BB29BB28BA27BA26AV29AU29AY28AY27AN29
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
01
1.0
40 57
12-21-2012_13:14
DN
VCC1V8_FPGA
NCNCNCNCNCNCNCNCNCNCNCNCNCNC
NCNCNCNCNCNCNCNCNCNCNCNCNCNC
NCNCNCNCNCNCNCNC
NCNCNCNCNCNCNCNCNCNCNCNCNCNC
VCC1V8_FPGA
NC
NCNC
NCNC
NCNC
NCNC
NC
NCNC
NCNC
NCNC
NCNC
NC
NCNC
NCNC
NCNC
NCNC
NC
NCNC
NCNC
NCNC
NCNC
NC
NCNC
NCNC
NCNC
NCNC
NC
NCNC
NCNC
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCO_18_W39VCCO_18_V42VCCO_18_V32VCCO_18_U35VCCO_18_T38VCCO_18_P34
IO_25_VRP_18_W35IO_L24N_T3_18_U42IO_L24P_T3_18_V41IO_L23N_T3_18_V38IO_L23P_T3_18_W38IO_L22N_T3_18_T42IO_L22P_T3_18_U41
IO_L21N_T3_DQS_18_W42IO_L21P_T3_DQS_18_W41
IO_L20N_T3_18_T41IO_L20P_T3_18_T40
IO_L19N_T3_VREF_18_V40IO_L19P_T3_18_V39IO_L18N_T2_18_W33IO_L18P_T2_18_W32IO_L17N_T2_18_U33IO_L17P_T2_18_U32IO_L16N_T2_18_W37IO_L16P_T2_18_W36
IO_L15N_T2_DQS_18_V34IO_L15P_T2_DQS_18_V33
IO_L14N_T2_SRCC_18_V36IO_L14P_T2_SRCC_18_V35IO_L13N_T2_MRCC_18_T37IO_L13P_T2_MRCC_18_U36IO_L12N_T1_MRCC_18_T39IO_L12P_T1_MRCC_18_U39IO_L11N_T1_SRCC_18_U38IO_L11P_T1_SRCC_18_U37
IO_L10N_T1_18_R39IO_L10P_T1_18_R38
IO_L9N_T1_DQS_18_T35IO_L9P_T1_DQS_18_U34
IO_L8N_T1_18_P38IO_L8P_T1_18_P37IO_L7N_T1_18_R37IO_L7P_T1_18_T36
IO_L6N_T0_VREF_18_P33IO_L6P_T0_18_P32IO_L5N_T0_18_R32IO_L5P_T0_18_T32IO_L4N_T0_18_P36IO_L4P_T0_18_P35
IO_L3N_T0_DQS_18_R34IO_L3P_T0_DQS_18_R33
IO_L2N_T0_18_N34IO_L2P_T0_18_N33IO_L1N_T0_18_R35IO_L1P_T0_18_T34IO_0_VRN_18_N35
XC7VX690TFFG1761BANK 18
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Banks 16, 17
FPGA Bank 18
W39V42V32U35T38P34
W35U42V41V38W38T42U41W42W41T41T40V40V39W33W32U33U32W37W36V34V33V36V35T37U36T39U39U38U37R39R38T35U34P38P37R37T36P33P32R32T32P36P35R34R33N34N33R35T34N35
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
01
1.0
41 57
12-21-2012_13:14
DN
VCC1V8_FPGA
NCNC
NCNC
NC
NCNC
NCNC
NCNC
NCNC
NC
NCNC
NCNC
NCNC
NCNC
NC
NCNC
NCNC
NCNC
NCNC
NC
NCNC
NCNC
NCNC
NCNC
NC
NCNC
NCNC
NCNC
NCNC
NC
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCAUX_IO_G5_U18VCCAUX_IO_G5_T19VCCAUX_IO_G5_R18
XC7VX690TFFG1761BANK VCCAUX_IO_G5
VCCAUX_IO_G4_AC18VCCAUX_IO_G4_AA18VCCAUX_IO_G4_W18
XC7VX690TFFG1761BANK VCCAUX_IO_G4
VCCAUX_IO_G3_AG18VCCAUX_IO_G3_AF19VCCAUX_IO_G3_AE18
XC7VX690TFFG1761BANK VCCAUX_IO_G3
VCCBRAM_AA22VCCBRAM_AC22VCCBRAM_AE22VCCBRAM_AG22VCCBRAM_AH21VCCBRAM_R22VCCBRAM_U22VCCBRAM_W22
XC7VX690TFFG1761BANK VCCBRAM
VCCAUX_AA26VCCAUX_AB17VCCAUX_AC26VCCAUX_AD17VCCAUX_AE26VCCAUX_AF17VCCAUX_AG26VCCAUX_T17VCCAUX_U26VCCAUX_V17VCCAUX_W26VCCAUX_Y17
XC7VX690TFFG1761BANK VCCAUX
VCCAUX_IO_G0_AH25VCCAUX_IO_G0_AF25
XC7VX690TFFG1761BANK VCCAUX_IO_G0
VCCAUX_IO_G1_AD25VCCAUX_IO_G1_AB25VCCAUX_IO_G1_Y25
XC7VX690TFFG1761BANK VCCAUX_IO_G1
VCCAUX_IO_G2_V25VCCAUX_IO_G2_T25VCCAUX_IO_G2_R26
XC7VX690TFFG1761BANK VCCAUX_IO_G2
VCCINT_AA10VCCINT_AA12VCCINT_AA14VCCINT_AA16VCCINT_AA24VCCINT_AA28VCCINT_AB11VCCINT_AB13VCCINT_AB15VCCINT_AB19VCCINT_AB23VCCINT_AB27VCCINT_AC12VCCINT_AC14VCCINT_AC16VCCINT_AC24VCCINT_AC28VCCINT_AD11VCCINT_AD13VCCINT_AD15VCCINT_AD19VCCINT_AD21VCCINT_AD23VCCINT_AD27VCCINT_AE10VCCINT_AE12VCCINT_AE14VCCINT_AE16VCCINT_AE20VCCINT_AE24VCCINT_AE28VCCINT_AF11VCCINT_AF13VCCINT_AF15VCCINT_AF21VCCINT_AF23VCCINT_AF27VCCINT_AG12VCCINT_AG14VCCINT_AG16VCCINT_AG20VCCINT_AG24VCCINT_AG28VCCINT_AH11VCCINT_AH13VCCINT_AH15VCCINT_AH19VCCINT_AH23VCCINT_AH27VCCINT_P13VCCINT_P15VCCINT_P27VCCINT_R12VCCINT_R14VCCINT_R16VCCINT_R20VCCINT_R24VCCINT_T13VCCINT_T15VCCINT_T21VCCINT_T23VCCINT_T27VCCINT_U12VCCINT_U14VCCINT_U16VCCINT_U20VCCINT_U24VCCINT_V11VCCINT_V13VCCINT_V15VCCINT_V19VCCINT_V21VCCINT_V23VCCINT_V27VCCINT_W12VCCINT_W14VCCINT_W16VCCINT_W20VCCINT_W24VCCINT_W28VCCINT_Y11VCCINT_Y13VCCINT_Y15VCCINT_Y19VCCINT_Y23VCCINT_Y27
XC7VX690TFFG1761BANK VCCINT
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Power Pins
FPGA Power Pins
AA10AA12AA14AA16AA24AA28AB11AB13AB15AB19AB23AB27AC12AC14AC16AC24AC28AD11AD13AD15AD19AD21AD23AD27AE10AE12AE14AE16AE20AE24AE28AF11AF13AF15AF21AF23AF27AG12AG14AG16AG20AG24AG28AH11AH13AH15AH19AH23AH27P13P15P27R12R14R16R20R24T13T15T21T23T27U12U14U16U20U24V11V13V15V19V21V23V27W12W14W16W20W24W28Y11Y13Y15Y19Y23Y27
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
V25T25R26
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
AD25AB25Y25
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
AH25AF25
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
AA26AB17AC26AD17AE26AF17AG26T17U26V17W26Y17
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
AA22AC22AE22AG22AH21R22U22W22
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
AG18AF19AE18
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
AC18AA18W18
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
U18T19R18
U1 SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
DN
12-21-2012_13:14
5742
1.0
01
VCCINT_FPGA VCCAUX
VCCAUX_IO
VCCAUX_IO
VCCAUX_IO
VCCAUX_IO
VCCAUX_IO
VCCAUX_IO
VCCINT_FPGA
GND
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND
GND_A2
GND_A3
GND_A4
GND_A7
GND_A8
GND_A11
GND_A13
GND_A18
GND_A28
GND_A38
GND_AA3
GND_AA7
GND_AA9
GND_AA11
GND_AA13
GND_AA15
GND_AA17
GND_AA19
GND_AA23
GND_AA25
GND_AA27
GND_AA38
GND_AB1
GND_AB2
GND_AB5
GND_AB6
GND_AB9
GND_AB10
GND_AB12
GND_AB14
GND_AB16
GND_AB18
GND_AB22
GND_AB24
GND_AB26
GND_AB28
GND_AB35
GND_AC3
GND_AC7
GND_AC11
GND_AC13
GND_AC15
GND_AC17
GND_AC19
GND_AC23
GND_AC25
GND_AC27
GND_AC32
GND_AC42
GND_AD1
GND_AD2
GND_AD5
GND_AD6
GND_AD9
GND_AD10
GND_AD12
GND_AD14
GND_AD16
GND_AD18
GND_AD20
GND_AD22
GND_AD24
GND_AD26
GND_AD28
GND_AD29
GND_AD39
GND_AE3
GND_AE7
GND_AE9
GND_AE11
GND_AE13
GND_AE15
GND_AE17
GND_AE19
GND_AE21
GND_AE23
GND_AE25
GND_AE27
GND_AE36
GND_AF1
GND_AF2
GND_AF5
GND_AF6
GND_AF9
GND_AF10
GND_AF12
GND_AF14
GND_AF16
GND_AF18
GND_AF20
GND_AF22
GND_AF24
GND_AF26
GND_AF33
GND_AG3
GND_AG4
GND_AG7
GND_AG8
GND_AG9
GND_AG10
GND_AG13
GND_AG15
GND_AG17
GND_AG19
GND_AG21
GND_AG23
GND_AG25
GND_AG27
GND_AG30
GND_AG40
GND_AH1
GND_AH2
GND_AH5
GND_AH6
GND_AH9
GND_AH12
GND_AH14
GND_AH16
GND_AH17
GND_AH18
GND_AH20
GND_AH22
GND_AH24
GND_AH26
GND_AH37
GND_AJ3
GND_AJ7
GND_AJ9
GND_AJ14
GND_AJ24
GND_AJ27
GND_AJ34
GND_AK1
GND_AK2
GND_AK5
GND_AK6
GND_AK9
GND_AK11
GND_AK21
GND_AK31
GND_AK41
GND_AL3
GND_AL7
GND_AL9
GND_AL18
GND_AL28
GND_AL38
GND_AM1
GND_AM2
GND_AM5
GND_AM9
GND_AM10
GND_AM15
GND_AM25
GND_AM35
GND_AN3
GND_AN7
GND_AN9
GND_AN10
GND_AN12
GND_AN22
GND_AN32
GND_AN42
GND_AP1
GND_AP2
GND_AP5
GND_AP9
GND_AP10
GND_AP19
GND_AP29
GND_AP39
GND_AR3
GND_AR7
GND_AR9
GND_AR10
GND_AR16
GND_AR26
GND_AR36
GND_AT1
GND_AT2
GND_AT5
GND_AT6
GND_AT9
GND_AT10
GND_AT11
GND_AT13
GND_AT23
GND_AT33
GND_AU3
GND_AU7
GND_AU11
GND_AU20
GND_AU30
GND_AU40
GND_AV1
GND_AV2
GND_AV5
GND_AV9
GND_AV10
GND_AV11
GND_AV17
GND_AV27
GND_AV37
GND_AW3
GND_AW7
GND_AW11
GND_AW14
GND_AW24
GND_AW34
GND_AY1
GND_AY2
GND_AY5
XC7VX690TFFG1761
BANK GND1
GND_AY9
GND_AY10
GND_AY11
GND_AY21
GND_AY31
GND_AY41
GND_B1
GND_B2
GND_B5
GND_B9
GND_B10
GND_B12
GND_B13
GND_B15
GND_B25
GND_B35
GND_BA3
GND_BA7
GND_BA11
GND_BA18
GND_BA28
GND_BA38
GND_BB2
GND_BB5
GND_BB6
GND_BB9
GND_BB10
GND_BB11
GND_BB15
GND_BB25
GND_BB35
GND_C3
GND_C7
GND_C11
GND_C12
GND_C22
GND_C32
GND_C42
GND_D1
GND_D2
GND_D5
GND_D9
GND_D10
GND_D11
GND_D19
GND_D29
GND_D39
GND_E3
GND_E7
GND_E11
GND_E16
GND_E26
GND_E36
GND_F1
GND_F2
GND_F5
GND_F9
GND_F10
GND_F11
GND_F13
GND_F23
GND_F33
GND_G3
GND_G7
GND_G11
GND_G20
GND_G30
GND_G40
GND_H1
GND_H2
GND_H5
GND_H9
GND_H10
GND_H11
GND_H17
GND_H27
GND_H37
GND_J3
GND_J7
GND_J9
GND_J10
GND_J14
GND_J24
GND_J34
GND_K1
GND_K2
GND_K5
GND_K6
GND_K9
GND_K10
GND_K11
GND_K21
GND_K31
GND_K41
GND_L3
GND_L7
GND_L9
GND_L10
GND_L18
GND_L28
GND_L38
GND_M1
GND_M2
GND_M5
GND_M6
GND_M9
GND_M15
GND_M25
GND_M35
GND_N3
GND_N7
GND_N9
GND_N12
GND_N22
GND_N32
GND_N42
GND_P1
GND_P2
GND_P5
GND_P9
GND_P12
GND_P16
GND_P19
GND_P29
GND_P39
GND_R3
GND_R7
GND_R9
GND_R11
GND_R13
GND_R15
GND_R17
GND_R19
GND_R21
GND_R23
GND_R25
GND_R27
GND_R36
GND_T1
GND_T2
GND_T5
GND_T6
GND_T9
GND_T12
GND_T14
GND_T16
GND_T18
GND_T20
GND_T22
GND_T24
GND_T26
GND_T33
GND_U3
GND_U4
GND_U7
GND_U9
GND_U10
GND_U11
GND_U13
GND_U15
GND_U17
GND_U19
GND_U21
GND_U23
GND_U25
GND_U27
GND_U30
GND_U40
GND_V1
GND_V2
GND_V5
GND_V6
GND_V9
GND_V10
GND_V12
GND_V14
GND_V16
GND_V18
GND_V20
GND_V22
GND_V24
GND_V26
GND_V28
GND_V37
GND_W3
GND_W7
GND_W11
GND_W13
GND_W15
GND_W17
GND_W19
GND_W21
GND_W23
GND_W25
GND_W27
GND_W34
GND_Y1
GND_Y2
GND_Y5
GND_Y6
GND_Y9
GND_Y10
GND_Y12
GND_Y14
GND_Y16
GND_Y18
GND_Y22
GND_Y24
GND_Y26
GND_Y28
GND_Y31
GND_Y41
XC7VX690TFFG1761
BANK GND2
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA GND
FPGA GND
AY9
AY10
AY11
AY21
AY31
AY41
B1
B2
B5
B9
B10
B12
B13
B15
B25
B35
BA3
BA7
BA11
BA18
BA28
BA38
BB2
BB5
BB6
BB9
BB10
BB11
BB15
BB25
BB35
C3
C7
C11
C12
C22
C32
C42
D1
D2
D5
D9
D10
D11
D19
D29
D39
E3
E7
E11
E16
E26
E36
F1
F2
F5
F9
F10
F11
F13
F23
F33
G3
G7
G11
G20
G30
G40
H1
H2
H5
H9
H10
H11
H17
H27
H37
J3
J7
J9
J10
J14
J24
J34
K1
K2
K5
K6
K9
K10
K11
K21
K31
K41
L3
L7
L9
L10
L18
L28
L38
M1
M2
M5
M6
M9
M15
M25
M35N3N7N9
N12
N22
N32
N42P1P2P5P9
P12
P16
P19
P29
P39R3R7R9
R11
R13
R15
R17
R19
R21
R23
R25
R27
R36T1T2T5T6T9
T12
T14
T16
T18
T20
T22
T24
T26
T33U3U4U7U9
U10
U11
U13
U15
U17
U19
U21
U23
U25
U27
U30
U40V1V2V5V6V9
V10
V12
V14
V16
V18
V20
V22
V24
V26
V28
V37W3W7
W11
W13
W15
W17
W19
W21
W23
W25
W27
W34Y1Y2Y5Y6Y9
Y10
Y12
Y14
Y16
Y18
Y22
Y24
Y26
Y28
Y31
Y41
U1
SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
A2
A3
A4
A7
A8
A11
A13
A18
A28
A38
AA3
AA7
AA9
AA11
AA13
AA15
AA17
AA19
AA23
AA25
AA27
AA38
AB1
AB2
AB5
AB6
AB9
AB10
AB12
AB14
AB16
AB18
AB22
AB24
AB26
AB28
AB35
AC3
AC7
AC11
AC13
AC15
AC17
AC19
AC23
AC25
AC27
AC32
AC42
AD1
AD2
AD5
AD6
AD9
AD10
AD12
AD14
AD16
AD18
AD20
AD22
AD24
AD26
AD28
AD29
AD39
AE3
AE7
AE9
AE11
AE13
AE15
AE17
AE19
AE21
AE23
AE25
AE27
AE36
AF1
AF2
AF5
AF6
AF9
AF10
AF12
AF14
AF16
AF18
AF20
AF22
AF24
AF26
AF33
AG3
AG4
AG7
AG8
AG9
AG10
AG13
AG15
AG17
AG19
AG21
AG23
AG25
AG27
AG30
AG40
AH1
AH2
AH5
AH6
AH9
AH12
AH14
AH16
AH17
AH18
AH20
AH22
AH24
AH26
AH37
AJ3
AJ7
AJ9
AJ14
AJ24
AJ27
AJ34
AK1
AK2
AK5
AK6
AK9
AK11
AK21
AK31
AK41
AL3
AL7
AL9
AL18
AL28
AL38
AM1
AM2
AM5
AM9
AM10
AM15
AM25
AM35
AN3
AN7
AN9
AN10
AN12
AN22
AN32
AN42
AP1
AP2
AP5
AP9
AP10
AP19
AP29
AP39
AR3
AR7
AR9
AR10
AR16
AR26
AR36
AT1
AT2
AT5
AT6
AT9
AT10
AT11
AT13
AT23
AT33
AU3
AU7
AU11
AU20
AU30
AU40
AV1
AV2
AV5
AV9
AV10
AV11
AV17
AV27
AV37
AW3
AW7
AW11
AW14
AW24
AW34
AY1
AY2
AY5
U1
SOC_IRON_690T_FF1761
SOC_V7_690T_FF1761_IRON
01
1.0
43 57
12-21-2012_13:14
DN
GND
VCCAUX
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND
GND
VCCAUX_IO
GND
GND
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA Bypass Capacitors
FPGA Bypass Capacitors
VCCAUX 47uF (1)
VCCBRAM 660uF (1), 4.7uF (17)
VCCINT 680uF (5)
VCCAUX_IO 100uF (6)
01
1.0
44 57
9-19-2012_15:39
DN
VCCINT_FPGA
1
2
C1544.7UF6.3VX5R
1
2
C4954.7UF6.3VX5R
2
1 C418100UF6.3X5R
2
1 C420100UF6.3X5R
1
2
C5044.7UF6.3VX5R
2
1
X5R6.3V4.7UFC5021
2
C5014.7UF6.3VX5R
2
1
X5R6.3V4.7UFC4991
2
C5004.7UF6.3VX5R
2
1
X5R6.3V4.7UFC498
1
2
C4934.7UF6.3VX5R
1
2
C4974.7UF6.3VX5R
2
1
X5R6.3V4.7UFC496
2
1
X5R6.3V4.7UFC494
2
1
TANT6.3V680UFC279
1
2
C409680UF6.3VTANT
1
2
C407680UF6.3VTANT
2
1 C12347UF10VX5R
1
2X5R6.3100UFC399
2
1
TANT6.3V680UFC408
2
1
TANT6.3V680UFC410
1
2X5R6.3100UFC419 1
2X5R6.3100UFC421
2
1 C422100UF6.3X5R
2
1
TANT6.3V680UFC155
1
2
C1524.7UF6.3VX5R
2
1
X5R6.3V4.7UFC1511
2
C1504.7UF6.3VX5R
2
1
X5R6.3V4.7UFC503
2
1
X5R6.3V4.7UFC153
VCCINT_FPGA
VCCINT_FPGA
VCCINT_FPGA
GND
GND
VCC3V3
VCC3V3
GND
GNDGND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND
GND
GNDTAB
GND
EN
VIN
RON
VOUT
SS
FB
PWRPAD
GNDPGOODVIN
ENREFOUTVOSNS
PGNDVOVLDOINREFIN
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
Linear Power Supplies
Linear Power Supplies
5V @ 2A
REFER TO DATASHEETPCB LAYOUT GUIDELINES
DN
9-19-2012_15:39
5745
1.0
01
11
8910
765
4321
U23
SON10_TPS51200
TPS51200DRCT
U23_SENSE
21
DS18
LED-GRN-SMT
VCC1V5_FPGAVTTVREF
VCC12_P VCC5V0
84
3
1
2
7
5
6
U36
TO_PMOD_7LMZ12002
2
1 R1175.62K1/10W1%2
1
X5R10V0.022UFC142
1
2
C1410.022UF10VX5R
NC
2
1 C34010UF16VX5R LINEAR_POWER_GOOD45
LINEAR_POWER_GOOD 45
1
2
C970.1UF25VX5R
2
1 C34110UF16VX5R
2
1 C34210UF16VX5R
2
1 C34310UF16VX5R
2
1 C34410UF16VX5R
2
1 C166100UF6.3X5R
2
1 R1441.07K1/16W1%
2
1 R259100K1/10W1%
VCC2V5
1
2
C2244.7UF25VX5R
VCC3V3
1
2
C2711000PF50VX7R
VTTDDR
21R219
10.0K
1/10W
1%
1 21%
1/10W
10.0K
R221
2
1
1%1/10W10.0KR220
2
1 R872491/10W1%
1
32
Q10
NDS331N460MW
1
2
C13610UF25VX5R
21Z26
0402_SHORT
GND
GND
GND
VCC3V3
VCC3V3
COM
N/C
12V
12V
N/C
COM
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND
GND
GND
B CB
CG3PSGCG2CG1
PCIE
POWER
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
Keyed PMBUS Conn.
PMBUS Level-Shifter
Keyed Fan Header
Power Connector and switch, PMBus Header
Power Connector and switch, PMBus Header
DN
9-19-2012_15:39
5746
1.0
01
MSTK1
1 8
5367
U73
50MOHM
1
2
C320330UF25VELEC
47,51,54 PMBUS_CTRL
PMBUS_CLK46,47,51,54
1
2 1%1/16W2.00KR294
VCC12_P_SW
INPUT_GND
1
2
C4711UF25VX5R
INPUT_GND
NC
VCC12_P_IN
1
2 1%1/16W1.00KR198
VCC1V8
VCC1V8
21
D2
DDZ9678
1.8V
500MW
2
1 R1553.48K1/10W1%
1
32
Q1
SI2300DS1.7W
NC
PWRCTL1_VCC3V3
1 2
3
5 6
7 8
9 10
4
J5
HDR_BOX_2X5
PWRCTL_PWRGOOD47,51,54
23 SM_FAN_PWM
23SM_FAN_TACH
2
1 R2952.00K1/16W1%
1
2
3
J48
22_11_2032
21
D1
DL4148
100V
500MW
DGND1_9248
21R200
10.0K
1/10W
1%
1
2 1%1/10W10.0KR199
VCC12_P
1
3 2
Q6
NDS331N
460MW
23
1
460MW
NDS331N
Q7
1
3 2
Q8
NDS331N
460MW
46,47,51,54PMBUS_ALERT
46,47,51,54PMBUS_DATA
NC
NC
NC
NC
NC 2
1
1%1/16W2.00KR296
1
4
3
6
2
5
J18 39-30-1060
PMBUS_DATA46,47,51,54
PMBUS_ALERT46,47,51,54
PMBUS_CLK46,47,51,54
1
32
Q5
NDS331N460MW
2
1 R862491/10W1%
1
2 1%1/10W10.0KR197
21
DS17
LED-GRN-SMT
2
1 R2992.00K1/16W1%
1
2 1%1/16W2.00KR300
2
1 R3012.00K1/16W1%
PMBUS_CLK_LS 23
PMBUS_ALERT_LS 23
PMBUS_DATA_LS 23
2
1 R2791.00K1/16W1%
21
DS16
LED-GRN-SMT
1
32
4
65
SW12
1201M2S3AQE2
NC
NC
INPUT_GND
VCC12_P
2
1 R4362.00K1/16W1%
GND
GND
A4
A6
A
A7
A5
E_B
VEE
GND S2
S1
S0
A3
A0
A1
A2
VCC
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
TRST_B
ADC_REF
ADDR-0ADDR-1
AG
ND
3
AUX-IN_AD14AUX-IN_AD13
BPCAP
CS-1ACS-1B
CS-2ACS-2B
CS-3ACS-3B
CS-4ACS-4B
DG
ND
1D
GN
D2
DG
ND
3
DPWM-1ADPWM-1B
DPWM-2ADPWM-2B
DPWM-3ADPWM-3B
DPWM-4ADPWM-4B
EAN1
EAN2
EAN3
EAN4
EAP1
EAP2
EAP3
EAP4
SEQ-1
FAULT-1AFAULT-1B
FAULT-2AFAULT-2B
FAULT-3AFAULT-3B
FAULT-4AFAULT-4B
SRE-1ASRE-1B
SRE-2ASRE-2B
SRE-3ASRE-3B
SRE-4ASRE-4B
SYNC-INSYNC-OUT
TCK
TDITDO
TEMP
TMS
TMUX0TMUX1TMUX2
TRCK
V33
D
V33
DIO
1V
33D
IO2
V33
FB
AG
ND
2A
GN
D1
SEQ-2SEQ-3
PGOOD
V33
A
VIN_IIN
RESET_B
PMBUS_CTRLPMBUS_CLKPMBUS_DATAPMBUS_ALERT
VTRACK
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
FPGA UCD9240 PMBus Controller #1PMBUS Addr = 52SCHEM, ROHS COMPLIANT
FPGA UCD9240 PMBus Controller #1
01
1.0
47 57
9-19-2012_15:39
DN
NC
NC
NC
NC
NC
51,54PWRCTL_SRE_GPIO4
PWRCTL1_VCC1B_FLT
PWRCTL1_TEMP2_3 49
PWRCTL1_TEMP1A 48
PWRCTL_VCC1B_FLT 51,54
PWRCTL1_VCC2B_FLT
PWRCTL_SRE_GPIO1 51,54
PWRCTL1_VCC1B_CS_R
21R45
1.00K
1/16W
1%
21R281
1.00K
1/16W
1%
AGND1_9248
PWRCTL1_VCC1A_CS 48
PWRCTL1_VCC3V3A
1
2
C870.1UF25VX5R
PWRCTL1_VCC1A_FLT 48
PWRCTL1_VCC1A_SRE 48
48PWRCTL1_VCC1A_PWM
U42_RESET_B
48
1
7776
80
7271
59
7579
478
374
273
9 3455
2122
2324
2526
2728
63
65
67
69
62
64
66
68
32
1516
1718
2941
4243
35
1936
20
1211
5137
3852
3350
3130
44
4645
7
47
394054
14
578 56
70
6160
5310
49
58
5
136
U42PFC_S_PQFP_G80UCD9248PFC
PWRCTL1_VCC3V3 PWRCTL1_VCC3V3A
1
2 1%1/10W10.0KR202
PWRCTL1_VCC3A_FLT 49
21
R262
0 1/10W
5%
PWRCTL_VCC4B_FLT 51,54
21R263
0 1/10W
5%
51,54PWRCTL_VCC3B_FLT
21R370
1.00K
1/16W
1%
PWRCTL1_VCC3A_CS 49
PWRCTL1_VCC4B_FLT
PWRCTL1_VCC3B_FLT
PWRCTL_PWRGOOD 46,51,54
PWRCTL_SEQ_1 51,54PWRCTL_SEQ_2 51,54
DGND1_9248
2
1
X5R10V0.068UFC257
AGND1_9248
1
2 1%1/10W75KR3342
1 R33375K1/10W1%
1
2
3
4
5
6
7
8 9
10
11
12
13
14
15
16
U4 TSSOP_16
CD74HC4051_TSSOP-16
AGND1_9248
49PWRCTL1_VCC2A_CS
1
2
C2530.068UF10VX5R
1
2
C2540.068UF10VX5R
2
1
X5R25V0.1UF
C80
1 2
0603_SHORT
Z2
1
2
C2204.7UF25VX5R
DGND1_9248
12
500MW
5.1V
BZT52C5V1-TP
D3
21 2A
FERRITE-220
L22
VCC12_P
2
1 R20810.0K1/10W1%
2
1 R20710.0K1/10W1%
PWRCTL1_VCC3V3
2
1
X5R25V0.1UFC81
AGND1_9248
AGND1_9248
AGND1_9248
DGND1_9248
21Z1
0603_SHORT
1
2
C2130.01UF25VX7R2
1 R20110.0K1/10W1%
1
2
C790.1UF25VX5R
AGND1_9248
AGND1_9248
1
2
C860.1UF25VX5R2
1 R20410.0K1/10W1%
2
1
X5R25V10UFC134
2
1
X5R25V0.1UFC85 1
2 1%1/10W10.0KR2031
2
C840.1UF25VX5R
2 3
1
1WFCX491A
Q11
DGND1_9248
1
2
C830.1UF25VX5R
2
1
X5R25V4.7UFC219
2
1
X5R25V0.1UFC82 1 2
L21
FERRITE-220
2A
1 21%
1/16W
2.00K
R302
AGND1_9248
1
2 1%1/10W10.0KR206
2
1 R20510.0K1/10W1%
PWRCTL1_VCC3V3
1
2J11
HDR_1X2
NC
NC
PWRCTL1_TMUX24747 PWRCTL1_TMUX147 PWRCTL1_TMUX0
47 PWRCTL1_TEMP
NC
NC
PWRCTL1_VCC3A_SRE 49
49PWRCTL1_VCC2A_SRE
46,51,54 PMBUS_DATA
46,51,54 PMBUS_CTRLPMBUS_CLK46,51,54
46,51,54 PMBUS_ALERT
49PWRCTL1_VCC2A_FLT
49PWRCTL1_VCC3_EA_P
PWRCTL1_VCC2_EA_P 49
PWRCTL1_VCC1_EA_P 48
49PWRCTL1_VCC3_EA_N
PWRCTL1_VCC2_EA_N 49
PWRCTL1_VCC1_EA_N 48
49PWRCTL1_VCC3A_PWM
PWRCTL1_VCC2A_PWM 49
PWRCTL1_TEMP47
47PWRCTL1_TMUX0
NC
PWRCTL1_TMUX2 47
PWRCTL1_TMUX1 47
NC
DGND1_9248
1 21%
1/16W
1.00K
R369
NCNC
PWRCTL_SRE_GPIO2 51,54
51,54PWRCTL_SRE_GPIO3
PWRCTL1_VCC1B_FLT 48
PWRCTL1_VCC1B_SRE 48
PWRCTL1_VCC1B_PWM 48
AGND1_9248
1
2
C1700.068UF10VX5R
PWRCTL1_VCC1B_CS 48
AGND1_9248
1
2
C2550.068UF10VX5R
PWRCTL1_VCC1A_CS_R
21R265
0 1/10W
5%
PWRCTL1_TEMP1B 48
21
R264
0 5%51,54PWRCTL_VCC2B_FLT
NC
NC
NC
NC
NC
GND
R2R1
S1 S2
GND
GND
FAULT
PWM
GND_1
GND_0
IOUT
AGND
VOVI
SRE
VBIAS
INH_B
TEMP
RG1 RG2
V_PVIN_N
VIN_P VOUT
REFV_N
GND
GND
GND
R2R1
S1 S2
GND
GND
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
FAULT
PWM
GND_1
GND_0
IOUT
AGND
VOVI
SRE
VBIAS
INH_B
TEMP
RG1 RG2
V_PVIN_N
VIN_P VOUT
REFV_N
GND
GND
GND
GND
VCCINT @ 40A
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
<=1.5V : DNP>1.5V = 787 ohms
PTD08A010W 20A Max. Power Channel
VCCINT @ 40A
2XPTD08A020W 40A Max. Power Channel
DN
9-19-2012_15:39
5748
1.0
01
VCCINT_1B
VCCINT_1A
PWRCTL1_TEMP1B47
47 PWRCTL1_TEMP1A
VCC12_P
PW
RC
TL1
_VC
C1A
_SE
NS
E_N
1
2
C3470.1UF25VX5R
VCC5V0
VCC12_P_PWRCTL1_VCC1A
1
2
C479180UF16VELEC
1
2
C4721UF25VX5R
1
2
C46410UF25VX5R
21Z14
0402_SHORT47 PWRCTL1_VCC1_EA_N
21R282
1.00K
1/16W
1%
1
2
C321330UF25VELEC 2
1 C11622UF25VX5R
21R74
4.22K
1/10
1%
1 8
72
3 6
54
U53 MSOP_8
INA333_MSOP-8
1
2
C284330UF10VTANT
PWRCTL1_VCC1A_CS 47
911
32 6 7
41
1012 8
5U25 EGP_R_PDSS_T12
PTD08A020W
21Z3
0603_SHORT
PWRCTL1_VCC1_EA_P47
2
1 C12547UF10VX5R
PW
RC
TL1
_VC
C1A
_SE
NS
E_P
2
1 R245DNPDNPDNP
PWRCTL1_VCC1A_SRE 47
1
2
C292820PF25VX7R
PWRCTL1_VCC1A_FLT 47
47PWRCTL1_VCC1A_PWM
NC
VCCINT_FPGA
AGND1_9248
AGND1_9248
21
S1 S2
1% 3W0.005
R82
21
D8
1N5335BRLG
3.9V
320MA
VCCINT_FPGA
1 2
L29
FERRITE-78
VCC5V0
2
1 R20910.0K1/10W1%
1
2
C500.1UF25VX5R
VCC5V0
1
2
C172330UF25VELEC 2
1 C5122UF25VX5R
21R34
4.22K
1/10
1%
1 8
72
3 6
54
U16 MSOP_8
INA333_MSOP-8
1
2
C171330UF10VTANT
911
32 6 7
41
1012 8
5U15 EGP_R_PDSS_T12
PTD08A020W
21Z27
0603_SHORT
2
1 C5247UF10VX5R
AGND1_9248
AGND1_9248
21
S1 S2
1% 3W0.005
R35
21
D5
1N5335BRLG
3.9V
320MA
VCCINT_FPGA
1 2
L8
FERRITE-78
VCC5V0
2
1 R4410.0K1/10W1%
PW
RC
TL1
_VC
C1B
_SE
NS
E_N
VCC12_P_PWRCTL1_VCC1B
PWRCTL1_VCC1B_CS 47
PW
RC
TL1
_VC
C1B
_SE
NS
E_P
PWRCTL1_VCC1B_SRE 47PWRCTL1_VCC1B_FLT 47
PWRCTL1_VCC1B_PWM 47
NC
GND
GND
GND
GND
RG1 RG2
V_PVIN_N
VIN_P VOUT
REFV_N
GND
GND
RG1 RG2
V_PVIN_N
VIN_P VOUT
REFV_N
GND
GND
GND
GND
VCC3V3
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
PGND5
PGND4 VO_B2
VO_B1
FF_B
ISENSE_B
AGND2
PGND2
VIN2
VIN1
AGND1
TSENSE
ISENSE_A
PWM_A
PWM_B
SRE_A
SRE_B
FF_A
VO_A1
PGND3
VO_A2
PGND1
PAD_GND
I2I1
V1 V2
I2I1
V1 V2
VCCAUX @ 10A
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
Dual 10A Max. Power Channels
VCC3V3 @ 10A
>1.5V = 787 ohms
<=1.5V : DNP
>1.5V = 787 ohms<=1.5V : DNP
Dual 10A Max. Power Channels
DN
9-19-2012_15:39
5749
1.0
01
PW
RC
TL1
_VC
C3_
SE
NS
E_N
PW
RC
TL1
_VC
C3_
SE
NS
E_P
PW
RC
TL1
_VC
C2_
SE
NS
E_N
PW
RC
TL1
_VC
C2_
SE
NS
E_P
47PWRCTL1_VCC3A_CS
47 PWRCTL1_TEMP2_3
21Z16
0402_SHORT
21Z15
0402_SHORT
21
FERRITE-78
L30
VCC5V0
VCC5V0
V2V1
I1 I2
1%2W
0.005
R325
I2I1
V1 V2R326
0.005
2W1%
VCC3V3
2
1 C11722UF25VX5R
PWRCTL1_VCC3_EA_P47
PWRCTL1_VCC2_EA_P47
47PWRCTL1_VCC2A_CS
2019
11
10
7
6 13 8
2
1
1216 14
18 4 17 5 15
21
9
22
323U20 EFS_R_PDSS_T22
PTD08D210W
2
1 C12747UF10VX5R
2
1 C12647UF10VX5R
1
2
C286330UF10VTANT
1
2
C285330UF10VTANT
2
1 R917871/10W1%
VCCAUX
1
2
C294820PF25VX7R
21R284
1.00K
1/16W
1%
1 2
0603_SHORT
Z4
2
1
ELEC25V330UFC322
4 5
63
2 7
81INA333_MSOP-8
MSOP_8U55
1 21%
1/10
4.22K
R76
21R75
4.22K
1/10
1%
1 8
72
3 6
54
U54 MSOP_8
INA333_MSOP-8
1 21%1/16W
1.00K
R283
2
1
X7R25V820PFC293 1
2 1%1/10W787R90
NCNC
47PWRCTL1_VCC2A_PWMPWRCTL1_VCC3A_PWM 47PWRCTL1_VCC2A_SRE 47PWRCTL1_VCC3A_SRE 47PWRCTL1_VCC2A_FLT 47
47PWRCTL1_VCC3A_FLT
AGND1_9248
AGND1_9248
AGND1_9248
1 2
C348
0.1UF
25V
X5R
21
X5R
25V
0.1UF
C349
VCC12_P
2
1
X5R25V10UFC4652
1
X5R25V1UFC473
2
1
ELEC16V180UFC480
VCC12_P_PWRCTL1_VCC2A_3A
21
D9
1N5335BRLG
3.9V
320MA
VCCAUX
PWRCTL1_VCC2_EA_N47
PWRCTL1_VCC3_EA_N47
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
PTD08A010W 10A Max. Power Channel
PLACEHOLDER PAGE TO RETAIN NET NAMES
01
1.0
50 57
9-19-2012_15:39
DN
GND
GND
GND
A4
A6
A
A7
A5
E_B
VEE
GND S2
S1
S0
A3
A0
A1
A2
VCC
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
TRST_B
ADC_REF
ADDR-0ADDR-1
AG
ND
3
AUX-IN_AD14AUX-IN_AD13
BPCAP
CS-1ACS-1B
CS-2ACS-2B
CS-3ACS-3B
CS-4ACS-4B
DG
ND
1D
GN
D2
DG
ND
3
DPWM-1ADPWM-1B
DPWM-2ADPWM-2B
DPWM-3ADPWM-3B
DPWM-4ADPWM-4B
EAN1
EAN2
EAN3
EAN4
EAP1
EAP2
EAP3
EAP4
SEQ-1
FAULT-1AFAULT-1B
FAULT-2AFAULT-2B
FAULT-3AFAULT-3B
FAULT-4AFAULT-4B
SRE-1ASRE-1B
SRE-2ASRE-2B
SRE-3ASRE-3B
SRE-4ASRE-4B
SYNC-INSYNC-OUT
TCK
TDITDO
TEMP
TMS
TMUX0TMUX1TMUX2
TRCK
V33
D
V33
DIO
1V
33D
IO2
V33
FB
AG
ND
2A
GN
D1
SEQ-2SEQ-3
PGOOD
V33
A
VIN_IIN
RESET_B
PMBUS_CTRLPMBUS_CLKPMBUS_DATAPMBUS_ALERT
VTRACK
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
VCCxxxx_EAP/N are remote sense
pairs wired back from power plane
FPGA UCD9240 PMBus Controller #2
PMBUS Addr = 53
connections at FPGA
FPGA UCD9240 PMBus Controller #2
9-19-2012_15:39
01
1.0
51 57 DN
48
1
7776
80
7271
59
7579
478
374
273
9 3455
2122
2324
2526
2728
63
65
67
69
62
64
66
68
32
1516
1718
2941
4243
35
1936
20
1211
5137
3852
3350
3130
44
4645
7
47
394054
14
578 56
70
6160
5310
49
58
5
136
U43PFC_S_PQFP_G80UCD9248PFC
PWRCTL2_VCC1A_CS52
PWRCTL2_TEMP51
AGND2_924847,54PWRCTL_SRE_GPIO1
PWRCTL2_VCC1A_FLT 52PWRCTL2_VCC1B_FLT
PWRCTL2_VCC4A_CS 53
PWRCTL_SRE_GPIO4 47,5453PWRCTL2_VCC4A_FLT
53PWRCTL2_VCC3A_FLT
21R361
0 1/10W
5%
PWRCTL2_VCC4B_FLT
PWRCTL2_VCC3B_FLT
PWRCTL2_VCC2A_FLT 52PWRCTL2_VCC2B_FLT
21R363
0 1/10W
5%
47,54PWRCTL_SRE_GPIO2
PWRCTL_SRE_GPIO3 47,54
2
1
X5R10V
0.068UFC258
1
2
3
4
5
6
7
8 9
10
11
12
13
14
15
16
U5 TSSOP_16
CD74HC4051_TSSOP-16
AGND2_9248
21R374
1.00K
1/16W
1%
1 21%
1/16W
1.00K
R373
21R371
1.00K
1/16W
1%
DGND2_9248
AGND2_9248
PWRCTL2_VCC3V3A
2
1 R21610.0K1/10W1%
2
1 R14586.6K1/10W1%
2
1 R33575K1/10W1%
PWRCTL2_VCC3V3
21Z7
0603_SHORT
1 2
0603_SHORT
Z6
1
2
C2224.7UF25VX5R
2
1
X5R25V10UFC135
VCC12_P
21 2A
FERRITE-220
L24
DGND2_9248
12
500MW
5.1V
BZT52C5V1-TP
D4
2
1
X5R25V0.1UFC91
NC
NC
NCPWRCTL2_VCC1A_SRE 52
52PWRCTL2_VCC1A_PWM
2 3
1
1W
FCX491A
Q12
PWRCTL2_VCC3V3
NC
1
2
R21710.0K1/10W1% 2
1
1%1/10W10.0KR213
1 2
C88
0.1UF
25V
X5R
PWRCTL2_VCC3V3
2
1 R21410.0K1/10W1%
1
2J12
HDR_1X2
AGND2_9248
53PWRCTL2_VCC4A_SRENCPWRCTL2_VCC4A_PWM 53
PWRCTL2_VCC3A_PWM 53NC
NC52PWRCTL2_VCC2A_PWM
PWRCTL2_VCC2A_SRE 52
53PWRCTL2_VCC3A_SRE
PWRCTL2_VCC3_EA_N 53
PWRCTL2_VCC4_EA_P 53PWRCTL2_VCC4_EA_N 53
52PWRCTL2_VCC2_EA_N52PWRCTL2_VCC2_EA_P
52PWRCTL2_VCC1_EA_N52PWRCTL2_VCC1_EA_P
PWRCTL2_VCC3_EA_P 53
1
2
C2620.068UF10VX5R
PWRCTL2_VCC2A_CS 52
2
1
X5R10V0.068UFC261
AGND2_9248
2
1
X5R10V0.068UFC260
2
1
X5R10V0.068UFC259
AGND2_9248
AGND2_9248
PWRCTL2_VCC3A_CS 53
DGND2_9248
1
2
C2140.01UF25VX7R
2
1
X5R25V0.1UFC901
2 1%1/10W10.0KR212
2
1 R21110.0K1/10W1%
1
2
C890.1UF25VX5R
AGND2_9248
AGND2_9248
1
2
C960.1UF25VX5R
2
1
X5R25V0.1UFC95 1
2 1%1/10W10.0KR2151
2
C940.1UF25VX5R
DGND2_9248
1
2
C930.1UF25VX5R
2
1
X5R25V4.7UFC221
2
1
X5R25V0.1UFC92 1 2
L23
FERRITE-220
2A
1 21%
1/16W
2.00K
R303
PWRCTL2_TEMP5151 PWRCTL2_TMUX2
PWRCTL2_TMUX151
PWRCTL2_TMUX051
PMBUS_ALERT46,47,54 PMBUS_DATA46,47,5446,47,54 PMBUS_CLK
PMBUS_CTRL46,47,54
2
1 R21810.0K1/10W1%
NC
AGND2_9248
PWRCTL2_VCC3V3A
DGND2_9248
1 21%
1/16W
1.00K
R372
AGND2_9248
NCNCPWRCTL_SEQ_1 47,54PWRCTL_SEQ_2 47,54NC
PWRCTL_PWRGOOD 46,47,54
NC
NC
NC
NC
PWRCTL2_TEMP3_4 53
52PWRCTL2_TEMP1_2
51PWRCTL2_TMUX1
51PWRCTL2_TMUX2
PWRCTL2_TMUX0 51
47,54PWRCTL_VCC2B_FLT
PWRCTL_VCC3B_FLT 47,54
21R362
0 1/10W
5%
47,54PWRCTL_VCC4B_FLT
21
5%
1/10W
0R364
PWRCTL_VCC1B_FLT47,54
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
RG1 RG2
V_PVIN_N
VIN_P VOUT
REFV_N
RG1 RG2
V_PVIN_N
VIN_P VOUT
REFV_N
I2I1
V1 V2
I2I1
V1 V2
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
PGND5
PGND4 VO_B2
VO_B1
FF_B
ISENSE_B
AGND2
PGND2
VIN2
VIN1
AGND1
TSENSE
ISENSE_A
PWM_A
PWM_B
SRE_A
SRE_B
FF_A
VO_A1
PGND3
VO_A2
PGND1
PAD_GND
>1.5V = 787 ohms<=1.5V : DNP
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
<=1.5V : DNP>1.5V = 787 ohms
VCC1V5 @ 10A
Dual 10A Max. Power Channels
VCC2V5 @ 10A
Dual 10A Max. Power Channels
9-19-2012_15:39
DN5752
1.0
01
VCC12_P_PWRCTL2_VCC1A_2A
2019
11
10
7
6 13 8
2
1
1216 14
18 4 17 5 15
21
9
22
323U21 EFS_R_PDSS_T22PTD08D210W
21Z19
0402_SHORT
21Z18
0402_SHORT
21
FERRITE-78
L32
PWRCTL2_TEMP1_251
PW
RC
TL2
_VC
C1_
SE
NS
E_N
PW
RC
TL2
_VC
C1_
SE
NS
E_P
PW
RC
TL2
_VC
C2_
SE
NS
E_N
VCC2V5
VCC2V5
2
1 C11922UF25VX5R
2
1
ELEC25V330UFC324
VCC1V5_FPGA
V2V1
I1 I2
1%2W
0.005
R328
V2V1
I1 I2
1%2W
0.005
R329
AGND2_9248
AGND2_9248
AGND2_9248
51 PWRCTL2_VCC2_EA_P
51 PWRCTL2_VCC1_EA_P
PWRCTL2_VCC2A_CS 51
PWRCTL2_VCC1A_CS 51
2
1 C13047UF10VX5R
2
1 C12947UF10VX5R
1
2
C289330UF10VTANT
1
2
C288330UF10VTANT
1 8
72
3 6
54
U57 MSOP_8
INA333_MSOP-8
4 5
63
2 7
81INA333_MSOP-8
MSOP_8U58
VCC1V5_FPGA
2
1 R246DNPDNPDNP
PW
RC
TL2
_VC
C2_
SE
NS
E_P
51PWRCTL2_VCC1A_FLT
51PWRCTL2_VCC1A_SRE
2
1 R937871/10W1%
1
2
C297820PF25VX7R
21R286
1.00K
1/16W
1%
1 2
0603_SHORT
Z8
1 21%
1/10
4.22K
R79
21R78
4.22K
1/10
1%
1 21%1/16W
1.00K
R287
2
1
X7R25V820PFC296
PWRCTL2_VCC2A_FLT 51
51PWRCTL2_VCC2A_SRE
51PWRCTL2_VCC2A_PWMPWRCTL2_VCC1A_PWM 51
NC NC
1 2
C351
0.1UF
25V
X5R
1 2
C352
0.1UF
25V
X5R
VCC5V0
VCC5V0
VCC12_P
2
1
X5R25V10UFC4672
1
X5R25V1UFC475
2
1
ELEC16V180UFC482
51 PWRCTL2_VCC1_EA_N
51 PWRCTL2_VCC2_EA_N
GND
GND
GND
GND
GND
GND
GND
GND
RG1 RG2
V_PVIN_N
VIN_P VOUT
REFV_N
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
PGND5
PGND4 VO_B2
VO_B1
FF_B
ISENSE_B
AGND2
PGND2
VIN2
VIN1
AGND1
TSENSE
ISENSE_A
PWM_A
PWM_B
SRE_A
SRE_B
FF_A
VO_A1
PGND3
VO_A2
PGND1
PAD_GND
I2I1
V1 V2
I2I1
V1 V2
GND
RG1 RG2
V_PVIN_N
VIN_P VOUT
REFV_N
GND
MGTAVTT @ 10A
MGTAVCC @ 10A
>1.5V = 787 ohms<=1.5V : DNP
<=1.5V : DNP>1.5V = 787 ohms
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
Dual 10A Max. Power Channels
Dual 10A Max. Power Channels
DN
9-19-2012_15:39
5753
1.0
01
PW
RC
TL2
_VC
C4_
SE
NS
E_N
PW
RC
TL2
_VC
C4_
SE
NS
E_P
PW
RC
TL2
_VC
C3_
SE
NS
E_N
PW
RC
TL2
_VC
C3_
SE
NS
E_P
PWRCTL2_VCC4_EA_N51 21Z21
0402_SHORT
21Z20
0402_SHORT
21
FERRITE-78
L33 AGND2_9248
1 8
72
3 6
54
U59 MSOP_8
INA333_MSOP-8
VCC12_P
2
1 C12022UF25VX5R
2
1
ELEC25V330UFC325
V2V1
I1 I2
1%2W
0.005
R330
V2V1
I1 I2
1%2W
0.005
R331
PWRCTL2_TEMP3_451
AGND2_9248
51 PWRCTL2_VCC4_EA_P
51 PWRCTL2_VCC3_EA_P
PWRCTL2_VCC3A_CS 51
2019
11
10
7
6 13 8
2
1
1216 14
18 4 17 5 15
21
9
22
323U22 EFS_R_PDSS_T22
PTD08D210W
2
1 C13147UF10VX5R
2
1 C13247UF10VX5R
1
2 TANT10V330UFC291
1
2
C290330UF10VTANT
4 5
63
2 7
81INA333_MSOP-8
MSOP_8U60
MGTAVCC
MGTAVTT
2
1 R248DNPDNPDNP
2
1 R247DNPDNPDNP
1
2
C299820PF25VX7R
21R289
1.00K
1/16W
1%
1 2
0603_SHORT
Z9
1 21%
1/10
4.22K
R81
21R80
4.22K
1/10
1%
1 21%1/16W
1.00K
R288
2
1
X7R25V820PFC298
51PWRCTL2_VCC3A_FLT
51PWRCTL2_VCC3A_SRE
PWRCTL2_VCC4A_FLT 51
51PWRCTL2_VCC4A_SRE
51PWRCTL2_VCC4A_PWMPWRCTL2_VCC3A_PWM 51
NC NC
1 2
C353
0.1UF
25V
X5R
1 2
C354
0.1UF
25V
X5R
AGND2_9248
VCC5V0
VCC5V0
2
1
X5R25V10UFC4682
1
X5R25V1UFC476
2
1
ELEC16V180UFC483
VCC12_P_PWRCTL2_VCC3A_4A
PWRCTL2_VCC4A_CS 51
21
D10
1N5335BRLG
3.9V
320MA
MGTAVCC
21
D11
1N5335BRLG
3.9V
320MA
MGTAVTT
51 PWRCTL2_VCC3_EA_N
GND
GND
GND
A4
A6
A
A7
A5
E_B
VEE
GND S2
S1
S0
A3
A0
A1
A2
VCC
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
TRST_B
ADC_REF
ADDR-0ADDR-1
AG
ND
3
AUX-IN_AD14AUX-IN_AD13
BPCAP
CS-1ACS-1B
CS-2ACS-2B
CS-3ACS-3B
CS-4ACS-4B
DG
ND
1D
GN
D2
DG
ND
3
DPWM-1ADPWM-1B
DPWM-2ADPWM-2B
DPWM-3ADPWM-3B
DPWM-4ADPWM-4B
EAN1
EAN2
EAN3
EAN4
EAP1
EAP2
EAP3
EAP4
SEQ-1
FAULT-1AFAULT-1B
FAULT-2AFAULT-2B
FAULT-3AFAULT-3B
FAULT-4AFAULT-4B
SRE-1ASRE-1B
SRE-2ASRE-2B
SRE-3ASRE-3B
SRE-4ASRE-4B
SYNC-INSYNC-OUT
TCK
TDITDO
TEMP
TMS
TMUX0TMUX1TMUX2
TRCK
V33
D
V33
DIO
1V
33D
IO2
V33
FB
AG
ND
2A
GN
D1
SEQ-2SEQ-3
PGOOD
V33
A
VIN_IIN
RESET_B
PMBUS_CTRLPMBUS_CLKPMBUS_DATAPMBUS_ALERT
VTRACK
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
VCCxxxx_EAP/N are remote sense
pairs wired back from power plane
connections at FPGA
PMBUS Addr = 54
FPGA UCD9240 PMBus Controller #3
FPGA UCD9240 PMBus Controller #3
DN
9-19-2012_15:39
5754
1.0
01
18,19,26PWRCTL1_VCC4B_PGPWRCTL3_VCC4A_SRE 56
PWRCTL3_VCC4A_PWM 56
48
1
7776
80
7271
59
7579
478
374
273
9 3455
2122
2324
2526
2728
63
65
67
69
62
64
66
68
32
1516
1718
2941
4243
35
1936
20
1211
5137
3852
3350
3130
44
4645
7
47
394054
14
578 56
70
6160
5310
49
58
5
136
U64PFC_S_PQFP_G80UCD9248PFC
DGND3_9248
56PWRCTL3_TEMP3_4
55PWRCTL3_TEMP1_2
PWRCTL3_VCC2A_CS 55
AGND3_9248
PWRCTL3_VCC4A_CS 56
PWRCTL_VCC4B_FLT 47,51
PWRCTL3_VCC3A_CS 56
47,51PWRCTL_VCC3B_FLT
PWRCTL_VCC2B_FLT 47,51
PWRCTL3_VCC1A_CS 55
PWRCTL_VCC1B_FLT 47,51
56PWRCTL3_VCC4A_FLT 47,51PWRCTL_SRE_GPIO4
47,51PWRCTL_SRE_GPIO3
56PWRCTL3_VCC3A_FLT
PWRCTL_SRE_GPIO2 47,51PWRCTL3_VCC2A_FLT 55
PWRCTL3_VCC3B_FLT
PWRCTL3_VCC1B_FLT
PWRCTL_SRE_GPIO1 47,51PWRCTL3_VCC1A_FLT 55
NCNCPWRCTL_SEQ_1 47,51PWRCTL_SEQ_2 47,51NC
PWRCTL_PWRGOOD 46,47,51
2
1 R359100K1/10W1%
AGND3_9248
AGND3_9248
PWRCTL3_VCC3V3A
DGND3_9248
AGND3_9248
1 2
C355
0.1UF
25V
X5R
PWRCTL3_VCC3V3APWRCTL3_VCC3V3
2
1 R35410.0K1/10W1%
2
1 R38875K1/10W1%
1
2
3
4
5
6
7
8 9
10
11
12
13
14
15
16
U61 TSSOP_16
CD74HC4051_TSSOP-16
PWRCTL3_TEMP54
21Z11
0603_SHORT
1 2
0603_SHORT
Z10
1
2
C3774.7UF25VX5R
2
1
X5R25V10UFC374
VCC12_P
21 2A
FERRITE-220
L28
DGND3_9248
12
500MW
5.1V
BZT52C5V1-TP
D7
2
1
X5R25V0.1UFC358
NC
2
1
X5R10V
0.068UFC378
NC
NC
NC
NC
NC
NCPWRCTL3_VCC1A_SRE 55
55PWRCTL3_VCC1A_PWM
2 3
1
1W
FCX491A
Q13
PWRCTL3_VCC3V3
NC
1
2
R35510.0K1/10W1% 2
1
1%1/10W10.0KR351
PWRCTL3_VCC3V3
2
1 R35210.0K1/10W1%
1
2J50
HDR_1X2
AGND3_9248
PWRCTL3_TMUX0 54
54PWRCTL3_TMUX2
54PWRCTL3_TMUX1
PWRCTL3_VCC3A_PWM 56NC
NC 55PWRCTL3_VCC2A_PWM
PWRCTL3_VCC2A_SRE 55
56PWRCTL3_VCC3A_SRE
PWRCTL3_VCC2B_FLT
PWRCTL3_VCC3_EA_N 56
PWRCTL3_VCC4B_FLTPWRCTL3_VCC4_EA_P 56PWRCTL3_VCC4_EA_N 56
55PWRCTL3_VCC2_EA_N 55PWRCTL3_VCC2_EA_P
55PWRCTL3_VCC1_EA_N 55PWRCTL3_VCC1_EA_P
PWRCTL3_VCC3_EA_P 56
AGND3_9248
1
2
C3820.068UF10VX5R
2
1
X5R10V0.068UFC381
AGND3_9248
2
1
X5R10V0.068UFC380
2
1
X5R10V0.068UFC379
AGND3_9248
AGND3_9248
1
2
C3750.01UF25VX7R
2
1
X5R25V0.1UFC3571
2 1%1/10W10.0KR350
2
1 R34910.0K1/10W1%
1
2
C3560.1UF25VX5R
AGND3_9248 DGND3_9248
AGND3_9248
1
2
C3630.1UF25VX5R
2
1
X5R25V0.1UFC362 1
2 1%1/10W10.0KR3531
2
C3610.1UF25VX5R
DGND3_9248
1
2
C3600.1UF25VX5R
2
1
X5R25V4.7UFC376
2
1
X5R25V0.1UFC359 1 2
L27
FERRITE-220
2A
1 21%
1/16W
2.00K
R383
PWRCTL3_TEMP5454 PWRCTL3_TMUX2
PWRCTL3_TMUX154PWRCTL3_TMUX054
PMBUS_ALERT46,47,51PMBUS_DATA46,47,51
46,47,51 PMBUS_CLKPMBUS_CTRL46,47,51
2
1 R35610.0K1/10W1%
NC
21R375
1.00K
1/16W
1%
1 21%
1/16W
1.00K
R376
21R377
1.00K
1/16W
1%
1 21%
1/16W
1.00K
R378
21R368
0 1/10W
5%
21R367
0 1/10W
5%
21R365
0 1/10W
5%
21
R366 0 5%
GND
GND
GND
GND
GND
GND
GND
RG1 RG2
V_PVIN_N
VIN_P VOUT
REFV_N
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
I2I1
V1 V2
GND
PGND5
PGND4 VO_B2
VO_B1
FF_B
ISENSE_B
AGND2
PGND2
VIN2
VIN1
AGND1
TSENSE
ISENSE_A
PWM_A
PWM_B
SRE_A
SRE_B
FF_A
VO_A1
PGND3
VO_A2
PGND1
PAD_GND
<=1.5V : DNP>1.5V = 787 ohms
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
<=1.5V : DNP>1.5V = 787 ohms
Dual 10A Max. Power Channels
VCCAUX_IO @ 10A
Dual 10A Max. Power Channels
DN
9-19-2012_15:39
5755
1.0
01
PW
RC
TL3
_VC
C1_
SE
NS
E_P
PW
RC
TL3
_VC
C1_
SE
NS
E_N
PWRCTL3_VCC2_EA_N54
PWRCTL3_VCC2_EA_P54
VCC12_P_PWRCTL3_VCC1A_2A
2
1 C36822UF25VX5R
PWRCTL3_TEMP1_254
54PWRCTL3_VCC1A_CS
U62_VOUTB
U62_VOUTB
2019
11
10
7
6 13 8
2
1
1216 14
18 4 17 5 15
21
9
22
323U62 EFS_R_PDSS_T22PTD08D210W
VCCAUX_IO
1
2 1%1/16W1.00KR83
21Z22
0402_SHORT
21
FERRITE-78
L34
2
1
ELEC25V330UFC391
V2V1
I1 I2
1%2W
0.005
R385
AGND3_9248
2
1 R3467871/10W1%
VCCAUX_IO
PWRCTL3_VCC1_EA_P54
2
1 C37147UF10VX5R
1
2
C383330UF10VTANT
4 5
63
2 7
81INA333_MSOP-8
MSOP_8U66
54PWRCTL3_VCC1A_FLT
54PWRCTL3_VCC1A_SRE
1
2
C388820PF25VX7R
21R379
1.00K
1/16W
1%
1 2
0603_SHORT
Z12
1 21%
1/10
4.22K
R343
PWRCTL3_VCC2A_FLT 54
54PWRCTL3_VCC2A_SRE
54PWRCTL3_VCC2A_PWMPWRCTL3_VCC1A_PWM 54
NC
1 2
C364
0.1UF
25V
X5R
AGND3_9248
VCC5V0
VCC12_P
2
1
X5R25V10UFC4692
1
X5R25V1UFC477
2
1
ELEC16V180UFC484
PWRCTL3_VCC1_EA_N54
21Z23
0402_SHORT
2
1 R358DNPDNPDNP
1
2
C387820PF25VX7R
21R380
1.00K
1/16W
1%
PWRCTL3_VCC2A_CS54
GND
GND
GND
GND
GND
RG1 RG2
V_PVIN_N
VIN_P VOUT
REFV_N
GND
GND
GND
GND
RG1 RG2
V_PVIN_N
VIN_P VOUT
REFV_N
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
GND
I2I1
V1 V2
I2I1
V1 V2
PGND5
PGND4 VO_B2
VO_B1
FF_B
ISENSE_B
AGND2
PGND2
VIN2
VIN1
AGND1
TSENSE
ISENSE_A
PWM_A
PWM_B
SRE_A
SRE_B
FF_A
VO_A1
PGND3
VO_A2
PGND1
PAD_GND
>1.5V = 787 ohms<=1.5V : DNP
<=1.5V : DNP>1.5V = 787 ohms
SCHEM, ROHS COMPLIANT
SCH P/N: 0381499
ASSY P/N: 0431748PCB P/N: 1280666
VC709 EVALUATION PLATFORM
Dual 10A Max. Power Channels
MGTVCCAUX @ 10A
VCC1V8 @ 10A
Dual 10A Max. Power Channels
01
1.0
56 57
9-19-2012_15:39
DN
2019
11
10
7
6 13 8
2
1
1216 14
18 4 17 5 15
21
9
22
323U63 EFS_R_PDSS_T22
PTD08D210W
PW
RC
TL3
_VC
C3_
SE
NS
E_N
PW
RC
TL3
_VC
C3_
SE
NS
E_P
PW
RC
TL3
_VC
C4_
SE
NS
E_N
PW
RC
TL3
_VC
C4_
SE
NS
E_P
PWRCTL3_TEMP3_454
PWRCTL3_VCC4_EA_N54 21Z25
0402_SHORT
21Z24
0402_SHORT
21
FERRITE-78
L35
2
1 C36922UF25VX5R
2
1
ELEC25V330UFC392
VCC1V8_FPGA
I2I1
V1 V2R386
0.005
2W1%
V2V1
I1 I2
1%2W
0.005
R387
VCC1V8
VCC1V8_FPGA
2
1 R3477871/10W1%
MGTVCCAUX
54 PWRCTL3_VCC4_EA_P
PWRCTL3_VCC3A_CS 54
PWRCTL3_VCC4A_CS 54
2
1 C37247UF10VX5R
2
1 C37347UF10VX5R
1
2 TANT10V330UFC386
1
2
C385330UF10VTANT
4 5
63
2 7
81INA333_MSOP-8
MSOP_8U68
1
2
C390820PF25VX7R
21R382
1.00K
1/16W
1%
1 2
0603_SHORT
Z13
1 21%
1/10
4.22K
R345
21R344
4.22K
1/10
1%
1 8
72
3 6
54
U67 MSOP_8
INA333_MSOP-8
1 21%1/16W
1.00K
R381
2
1
X7R25V820PFC389
54PWRCTL3_VCC3A_FLT
54PWRCTL3_VCC3A_SRE
PWRCTL3_VCC4A_FLT 54
54PWRCTL3_VCC4A_SRE
54PWRCTL3_VCC4A_PWMPWRCTL3_VCC3A_PWM 54
NC NC
MGTVCCAUX
54 PWRCTL3_VCC3_EA_P
1
2 1%1/10W787R348
1 2
C366
0.1UF
25V
X5R
21
X5R
25V
0.1UF
C367
AGND3_9248
AGND3_9248
AGND3_9248
VCC5V0
VCC5V0
VCC12_P
2
1
X5R25V10UFC4702
1
X5R25V1UFC478
2
1
ELEC16V180UFC485
VCC12_P_PWRCTL3_VCC3A_4A
54 PWRCTL3_VCC3_EA_N
USB A USB Mini-B
USB Micro-B Cable
GND
GND
GND
GND
GND
110V Prong
Power Cord
IEC320-C13
PCIe Adapter Cable
4-Pin ATX Power6-Pin MolexMini-fit Jr.
12V Fan / Heatsink
ofSheet
Date:
Title:
Ver:A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
USB A
USB Mini-B Cable
USB Mini-B
12v Power Brick
SCHEM, ROHS COMPLIANT
ASSY P/N: 0431748PCB P/N: 1280666SCH P/N: 0381499
Mechanical Components
VC709 EVALUATION PLATFORM
J49 5-6
J42 1-2
J10 1-2
J53 1-2
J43 1-2
J54 1-2
J51 1-2
Mechanical Components
12V Fan Assembly, w/TACH Output
MSTK1 "No PCIe Power"sticker is on PG.46
01
1.0
DN57 57
9-19-2012_15:39
PL1
VC709_PCIE_PLATEMANF=PURCELLMANF_P/N=SK01451
PB1 PWR_BRICK_12V
CBL3
USB_MINIB_CABLE
MMD1 DDR3_SODIMM_4GB
MT8KTF51264HZ-1G9
1
FID1
FIDCUT
HS1
12VDC
MACHINE_SCREW_4-40
MS16
MS15
MACHINE_SCREW_4-40
MACHINE_SCREW_4-40
MS14
MS13
MACHINE_SCREW_4-40
MACHINE_SCREW_4-40
MS12MS1
MACHINE_SCREW_4-40
MSO2
STANDOFF_0P375
STANDOFF_0P375
MSO1
STANDOFF_0P375
MSO4
MSO3
STANDOFF_0P375
1MH_125_250
MH6
CBL1
PCIE_ADAPTER_CABLE
CBL2
PC_POWER_CABLE
MS5
MACHINE_SCREW_4-40
JUMPER_BLOCK_2-PIN
MJB2
MJB1
JUMPER_BLOCK_2-PIN
1
MH5
MH_125_250
1
MH3
MH_125_250
1MH_125_250
MH2
1
MH1
MH_125_250
MSO5
STANDOFF_0P375
MRB5
RUBBER_BUMPER
RUBBER_BUMPER
MRB4
MRB3
RUBBER_BUMPER
RUBBER_BUMPER
MRB2
MRB1
RUBBER_BUMPER
MACHINE_SCREW_4-40
MS4
MS3
MACHINE_SCREW_4-40
MACHINE_SCREW_4-40
MS2
JUMPER_BLOCK_2-PIN
MJB4
MJB3
JUMPER_BLOCK_2-PIN
NC 1
FID2
FIDCUTNC 1
FID3
FIDCUT1
FID4
FIDCUTNC NC 1
FID5
FIDCUT1
FID6
FIDCUTNC NC
JUMPER_BLOCK_2-PIN
MJB5
JUMPER_BLOCK_2-PIN
MJB7
MJB6
JUMPER_BLOCK_2-PIN
MMD2 DDR3_SODIMM_4GB
MT8KTF51264HZ-1G9
CBL4