Using Peregrine’s High-Speed FET Drivers · Gate Characteristics Enhancement-mode GaN transistors...
Transcript of Using Peregrine’s High-Speed FET Drivers · Gate Characteristics Enhancement-mode GaN transistors...
Using Peregrine’s High-Speed FET DriversApplication Note 71
SummaryThis application note highlights design guidelines and circuit layout techniques when using Peregrine Semicon-ductor’s high-speed field-effect transistor (FET) drivers with enhancement-mode gallium nitride (GaN) transistors. Some basic driver principles and layout considerations are covered as well as specific application examples.
IntroductionThe evolution of new technologies, such as wide-bandgap semiconductors (WBGs) is paving the way for smaller, faster, and more efficient power management solutions. GaN transistors are enabling applications, such as wireless power transfer (WPT), class-D audio, and light detection and ranging (LiDAR), that favor solutions offering reduced physical size, weight, and cost.
One of the distinguishing features of GaN transistors is their ability to operate at much higher frequencies than silicon metal-oxide semiconductor field-effect transistors (Si MOSFETs), due to their smaller capacitance and lower on-resistance. Higher switching frequency offers the benefits of smaller magnetics. Increasing the switching frequency requires a driver with lower propagation delay, accurate matching between channels, and minimum parasitic inductance. Consequently, the driver and printed circuit board (PCB) layout require special attention.
©2018, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121
Page 1 of 18 DOC-86603-1 – (2/2018)www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
Principles of High-Speed Driver Design
Gate Characteristics Enhancement-mode GaN transistors have lower operating and peak gate voltage ratings than their silicon counterparts. The recommended operating gate-source voltage for the transistor varies based on manufacturer specifications, but is generally in the range of 5—6V. The gate driver must be able to supply a low voltage within the operating limits of the transistor. Exceeding these limits may permanently damage the devices.
Because GaN transistors are capable of faster switching speeds, the driver should not be the limitation of their performance. High-speed drivers have fast switching edges, resulting in higher slew rates (dv/dt). Additional inductance in the gate drive path can reduce performance by creating voltage overshoot resulting in increased ringing and peaking that can exceed device limitations.
Gate ResistorsIdeally, there would be no inductance in the gate drive path. Realistically, the inductance becomes more prominent in PCB layouts as the switching frequency increases. One method of counteracting the parasitic inductance is to add a damping resistor in series with the gate drive output and the transistor gate to slow down the slew rate. Although the peaking can be controlled by reducing the edge rate, the switching losses will also increase.
A disadvantage to using a single gate resistor is that both rising and falling slew rates are uniformly affected. Due to asymmetry in the waveform edges, it would be desirable to adjust a gate drive pull-up resistance to control the slew rate during turn-on and a gate pull-down resistance to minimize the impedance during turn-off. A driver with separate pull-up and pull-down outputs would allow for a higher gate pull-up resistor and a lower gate pull-down resistor to control both the turn-on and turn-off waveforms independently and to optimize switching loss, electromagnetic interference (EMI), and overshoot without adding unwanted loss (Figure 1).
Low Impedance Gate DriveAnother event associated with high slew rate is the potential to turn on the transistor prematurely. When the drain-to-source capacitor (CDS) is charging, high current can flow through the gate-to-drain capacitance (CGD) and charge the gate-to-source capacitance (CGS) above Vth value. This Miller turn-on effect can result in an undesirable shoot through condition. A low-value pulldown resistor (for example, from 1–2 ohm) on the gate can help keep the gate voltage below the Vth value during Miller coupling through CGD. A driver with low RSINK, as shown in Figure 2, can reduce sensitivity to Miller turn-on.
Figure 1 • Driver with Separate Pull-Up and Pull-Down Outputs
RPU
RPD
Driver
Page 2 of 18 DOC-86603-1 – (2/2018)www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
Dead Time Control Optimizing the dead time between one transistor turning off and the other turning on will improve efficiency (Figure 3). Minimum dead time is recommended for highest efficiency for synchronous driving. Reducing the dead time too much can cause an undesired shoot-through condition. A driver with separate high-side and low-side dead-time controls offers adjustability for both hard and soft switching applications.
Figure 2 • Low Impedance Drive Circuit
Figure 3 • Half-Bridge Switching Waveforms Showing Dead-Time Region
RPU
RPD
RSINK
OutputDriver
VDD
CDS
CGD
CGS
IGD
VS
RSOURCE
High-side gate voltage
Low-side gate voltage
Switching voltage
t
Low-to-HighDead-time
High-to-LowDead-time
DOC-86603-1 – (2/2018) Page 3 of 18www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
High-Side Gate OvervoltageMost half-bridge topologies use a simple bootstrap method with diode and capacitor to generate the gate voltage for the high side drive. This floating or high-side supply works well with most Si MOSFET half-bridge applications but may not be able to provide accurate gate voltage regulation for enhancement mode GaN transistors due to overcharging of the bootstrap capacitor during reverse conduction in dead-time periods (Figure 4).
For applications where the GaN transistor reverse conduction can be significantly longer than the bootstrap diode turn-on time, such as with longer dead times and high load conditions, the switching node voltage (VSW) can swing from approximately -2V when current flows in reverse conduction to 0.5V for forward conduction. The resulting overvoltage on the high-side supply may exceed the specified operating range of the transistor. In such cases, some form of bootstrap supply regulation is required.1
Figure 4 • High-Side Gate Overvoltage with Bootstrap Topology
1. D. Reusch, M. de Rooij, “Evaluation of Gate Drive Overvoltage Management Methods for Enhancement Mode Gallium Nitride Transistors”, APEC, March 2017, pp. 2459 - 2466.
HSGPU
HSGPD
HSS
OutputDriver
HSB
VIN
VDD
Q1
Q2LSGPU
LSGPD
LSS
OutputDriver
LSB
VDD+6V
VB
VSW
IQ2
GND
0.65V
RDS(ON) ≈ 50mΩ
IQ2 VSW - GND VB - VSW
10A
10A
0.5V
-2V
4.85V
7.35V
Page 4 of 18 DOC-86603-1 – (2/2018)www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
PE29101 and PE29102 High-Speed DriversThe PE29101 and PE29102 are high-speed FET drivers designed to control the gates of enhancement mode GaN transistors. The driver outputs are capable of providing switching transition speeds in the sub-nanosecond range for switching applications up to 40 MHz. Peregrine’s FET drivers offer the following characteristics for optimum high-speed switching performance:
• High- and low-side FET driver outputs• Low output pull-down (sink) impedance, 1.5Ω or less (typ.)• 2A/4A peak source/sink current• Integrated dead time control• Fast propagation delay, less than 10 ns (typ.)• Less than 1 ns rise and fall time• 3 ns minimum pulse width (typ.)• Low inductance, small flip chip package
The PE29101 operates from 4V to 6.5V and can support a high side floating supply voltage of 80V. An internal synchronous bootstrap management block is included to limit overcharging of the bootstrap capacitor during reverse conduction.
The PE29101 also features a dead-time adjustment that allows the user to control the timing of the low-side (LS) and high-side (HS) gates to eliminate any large shoot-through currents that could dramatically reduce the efficiency of the circuit and potentially damage the GaN transistors. Two external resistors control the timing of outputs in the dead-time controller block. The dead-time resistors only control the low-side gate (LSG) output; the high-side gate (HSG) output will always equal the duty-cycle of the PWM input.
The PE29102 does not include a bootstrap management block, but operates from 4V to 6V and can support a high side floating supply voltage of 60V. It uses a slightly different timing scheme in the dead time circuitry as the dead-time resistors control both rising edges of the LSG and HSG outputs.
The PE29102 also features a phase control pin that inverts the HSG and LSG outputs. This function is conve-nient for full-bridge topologies when using two PE29102 drivers for applications such as high-fidelity class D audio amplifiers.
Gate Driver Example 1Figure 5 shows a half-bridge gate driver evaluation board using a PE29101 with two GS61008P 100 V E-mode GaN transistors1. The schematic is shown in Figure 6. U3 buffers a 50Ω PWM signal that feeds the gate driver U4. Both U3 and U4 are supplied by a 6V regulator (U1). The 6V regulator was chosen to optimize, but not exceed, the maximum gate drive voltage of the transistors or the maximum operating voltage of the driver and buffer IC. Resistors R8 and R10 are pull-up resistors for the HSG and LSG, respectively. Resistors R9 and R11 are pull-down resistors for the HSG and LSG. The gate resistors can be adjusted for slew rate control or to minimize overshoot due to gate loop parasitics. R12 and R13 provide a dead-time adjustment to maximize efficiency and eliminate any large shoot-through currents.
The evaluation board was tested as an open loop synchronous buck DC/DC converter at 48:12V with a 12A load switching at 1 MHz. Figure 7 shows the efficiency measurements of the half-bridge driver with 4.7Ω pull-up resistors compared with 10Ω pull-up resistors. The pull-down resistors were 1Ω in both cases. The evaluation board achieved a peak efficiency of 96%. Figure 8 shows the corresponding switch node waveforms. Note that the waveform peaking can be reduced by increasing the gate pull-up resistors at the cost of reducing efficiency.
1.GS61008P datasheet, http://www.gansystems.com/gs61008p.php
DOC-86603-1 – (2/2018) Page 5 of 18www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
Figure 5 • Half-Bridge Driver Evaluation Board
Page 6 of 18 DOC-86603-1 – (2/2018)www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
Figure 6 • Half-Bridge Driver Schematic
Figure 7 • Half-Bridge Driver Efficiency (VIN=48V, VOUT=12V, FSW=1 MHz)
HSB
HSSVCC_6V
VCC_6V
VCC_6V
VCC_6V
VDDsync
VDDsync
R12DNI
1C
CW
2WIPER
3C
W
C12
(DNI)
R9 1
S
DG
Q2GS61008P DS
R4DNI0603
C70.10 μF0603 CR1
CZRU52C6V2 (DNI)
C161 μF100V
R14DNI0603
-G-S100"_VT
123
C13
(DNI)
C11.0 μF0603
R21 DNI
0402
R20
0603
D2BAS70LP-7B (DNI)
PR4PROBE
R780.6K0402
12
R22 DNI
0402
+ C23(DN
R240
L13.3uH ±20%
R310K0603
TPSMD15017
R6150K0402
C24DNI0603
R23
DNI
R13DNI
1C
CW
2WIPER
3C
W
R17DNI0603
C2122 μF1206
T1
C151 μF100V
C191.0 μF0603
U4PE29101
HSGpd1
HSS2
IN8
HSB3
Vdd
sync
4
HSGpu6
RDLH5
LSO
10
LSGpu9
EN7
LSS13
LSGpd12
GN
D11
LSB14
VD
D15
RDHL16
+C10
(DNI)
TPSMD45017
3-07-G-SX3_0.100"_VT
123
R5DNI0402
R1DNI0603
R18DNI0603
C181.0 μF0603
C8DNI0603
S
DG
Q1GS61008P DS
C2022 μF1206
R11 1
C281.0 μF0603
C22.2 μF0603
D1BAS70LP-7
C171 μF100V
TPSMD25017
TPSMD35017
U3NC7S08P5XCT
IN A1
GND3
IN B2
OUT Y4
VCC5
R10 4.7 OHM
C11
(DNI)
IN1
ON_OFF3
GND2
OUT5
BYPASS4
C310 nF0603
R8 4.7 OHM
C2222 μF1206
C90.10 μF0603
9V_EXT
VIN-
VOUT+
VOUT-
VIN+
EN
80
82
84
86
88
90
92
94
96
98
100
0 2 4 6 8 10 12
Syst
em E
ffici
ency
(%)
Output Current (A)
RGpu=4.7Ω RGpu=10Ω
DOC-86603-1 – (2/2018) Page 7 of 18www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
Gate Driver Example 2Figure 9 shows a development board using a PE29102 gate driver with a 30V EPC2111 eGaN® (Enhancement-mode Gallium Nitride) integrated circuit. The EPC9086 is a high-efficiency half-bridge development board that can operate up to 10 MHz. The development board has been evaluated in a 12V to point-of-load DC–DC converter application and achieved efficiency levels of 86% at 10A when switching at 5 MHz and over 80% when switching at 10 MHz (Figure 10)1.
Figure 8 • Half-Bridge Driver Switching Waveforms at 10A Load With (a) 4.7Ω Gate Pull-Up Resistors and (b) 10Ω Pull-Up Resistor
1.EPC9086 Quick Start Guide, Efficient Power Conversion Corporation, 2017.
Page 8 of 18 DOC-86603-1 – (2/2018)www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
Figure 9 • EPC9086 Half-bridge Development Board (Courtesy of Efficient Power Corporation)
DOC-86603-1 – (2/2018) Page 9 of 18www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
Figure 10 • Typical System Efficiency for VIN = 12V to 1.8VOUT Buck Converter (Courtesy of Efficient Power Corporation)
Page 10 of 18 DOC-86603-1 – (2/2018)www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
Gate Driver Example 3Figure 11 shows a class D audio amplifier reference design using two PE29102 gate drivers and four GS61004B 100V E-mode GaN transistors1 in a full-bridge configuration. The reference board schematic is shown in Figure 12.
The input signal is fed into a logic-level buffer, U9. U5 is an exclusive or (XOR) circuit that coherently splits the phase of the input signal to the separate pulse-width modulation (PWM) inputs of U6 and U8 high-speed integrated gate drivers. The PE29102 drivers also include a phase control pin that determines which dead-time signal is fed to the high-side and low-side driver outputs. The dead-time resistors only affect the rising edge of the LSG and HSG outputs. Dead-time resistors RDLH (R51 and R53) will delay the rising edge of HSG, thus providing the desired dead time between LSG falling and HSG rising. Likewise, dead-time resistors RDHL (R52 and R54) will delay the rising edge of LSG, thus providing the desired dead time between HSG falling and LSG rising.
This full-bridge circuit may also be configured as two separate half-bridges. However, if two different signal paths are required throughout (as in stereo), then the two separate digital PWM input signals should be applied to the relevant test points TP1 and TP2 and the jumper pins removed from J200 and J3 to bypass U9 and avoid clashes with U5 outputs.
Both half-bridges that comprise the full bridge are protected by a common over-current detection circuit that sense high-side current draw through either or both power transistor paths to ground in the event of shoot-through or a short-circuit.
The 100W / 8Ω Class D audio reference design demonstrated >90% efficiency switching at 384 kHz.
1.GS61004B datasheet, http://www.gansystems.com/gs61004b.php
Figure 11 • Full-Bridge Class D Audio Amplifier Reference Design
DOC-86603-1 – (2/2018) Page 11 of 18www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
Figure 12 • Full-Bridge Class D Audio Amplifier Schematic
��
�����
���
OUT-
VCC_6V
PWM_LO
VCC_6V
VCC_6V
HV
VIN
VCC_6V
HV
EN<1>
R39DNI±1%1/4W
C3010uF100V+/-20%
R40 10K±1%1/10W
L1
10uH 20%FDSD0630
L1A10uH ±20%DFEH12060D
D3BAV99-7-F
1
3
2
CR5DFLS2100-7
21
U8PE29102
LSB14
GN
D11
HSB3
RDLH5
ENABLEL7
LSGpu9
PWM8
LSGpd12
PH
CT
L10
LSS13
HSS2
VD
D15
RDHL16
HSGpu6
HSGpd1
NC4
C25 10uF100V +/-20%
R30 1.0±5% 1/20W 0201
�
R54500K
1
2
3
R44
75K±1%
1/16W
C220.1uF
D2BAV99-7-F
1
3
2
CR71N4003-T
J2TSW-103-07-G-SHDR_TH100_1X3
123
CR4CZRU52C6V2
21
CR6
BAS70LP-7B
2 1
R56DNI0402
�
R53500K
1
2
3
JP3
PB
C01
DA
AN1
2
R41 4.7+/-5% 1/20W
J7EDZ350/2
12
R55DNI0402
C33 DNI63V 10%
C24 0.1uF100V +/-10%
C290.1uF100V+/-10%
C230.1uF
50V+/-10%
S
D
G
Q4GS61004B
3
2
1
S
D
G
Q3GS61004B
3
2
1
TP65017
TP75017
R32 1.0±5% 1/20W 0201
C27DNI
R380 Jumper
1/10W
CR9DFLS2100-7
21
R42 4.7+/-5% 1/20W
R43
75K±1%
1/16W
EN<1>
HSS<2>
�� ��
��������
��
OUT-
PWM_HI
VCC_6V
VCC_6V
VCC_6V
VCC_6V
VCC_6V
VCC_6V
PWM_HI
PWM_LO
HV
VCC_6V
VCC_6V
VIN
HV
EN<1>
TP25017
J101
DNI
CR
8B
ZX
84C
4V7L
T3G
13
U5MM74HC86MTCX
A14
B15
003
016
A213
B02
A01
0211
A310
B39
038
VCC14
B212
GND7
R71225%
1/8W
TP8
5017
J312
R27DNI±1%1/4W
C32 DNI63V 10%
C20
0.22uF 160V+/-5% Radial, Metalized
C14 10uF100V +/-20%
CR3DFLS2100-7
21
J1TSW-103-07-G-SHDR_TH100_1X3
123
R22
75K±1%
1/16W
�
R51
500K
1
2
3
DS1SML-311UTT86
AC
C12
0.1uF
R26 1.0±5% 1/20W
R310K±1%1/10W
R69DNI0603
R70DNI0603
R602.7K±5%1/8W
R21
0Jumper1/10W
C100.1uF50V+/-10%
S
D
G
Q1GS61004B
3
2
1
C21
0.47uF
R29
10
C90.1uF
CR2CZRU52C6V2
21
R591.8K±5%1/10W0603
CR10DFLS2100-7
21
CR1
BAS70LP-7B
2 1
�
R52
500K
1
2
3
� C15100uF100V+/-20%
JP2
PB
C01
DA
AN1
2
C170.1uF
C13 0.1uF100V +/-10%
� C26100uF100V+/-20%
TP35017
TP15017
P1
0022053031
PIN11
PIN22
PIN33
D4BAV99-7-F
1
3
2
R5810k5%1W2512
R723.3K±5%1/10W0603
R50DNI0402
R28 10K±1%1/10W
L2
10uH 20%FDSD0630
C340.047uF
100V10%
U6PE29102
LSB14
GN
D11
HSB3
RDLH5
ENABLEL7
LSGpu9
PWM8
LSGpd12
PH
CT
L10
LSS13
HSS2
VD
D15
RDHL16
HSGpu6
HSGpd1
NC4
J8ED120/2DS
12
D1BAV99-7-F
1
3
2TP45017
C160.33uF
C19DNI
R10 4.7+/-5% 1/20W
S
D
G
Q2GS61004B
3
2
1
R49DNI0402
C11
0.1uFR8 4.7
+/-5% 1/20W
R23
75K±1%
1/16W
GND
VCC
OUT Y
B
A
U9
NC7S08M5X
3
51
2
4
J100112538
BNC
U7UA78M06CKVURG3
OUT3
COM4
IN1
R25 1.0±5% 1/20W
Q7ZXTP2027FTA
1
23
�
R6810KTC33
1
2
3
J200
PBC04SAAN
PIN11
PIN22
PIN33
PIN44
R610.225%5W
L2ADNI ±20%DFEH12060D
EN<1>
OUT-
HV
OUT+
EN<1>
HSS<1>
Page 12 of 18 DOC-86603-1 – (2/2018)www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
PCB Layout ConsiderationsHigh-speed switching applications require a PCB layout with low parasitic inductance. As the inductance increases, so does the peak voltage and ringing. Figure 14 shows the gate loops in red and the power loop in blue. Excessive inductance in the gate loop can drive the gate voltage beyond the maximum rating of the GaN device. Excessive inductance in the power loop can cause undesirable ringing at the half bridge output and drive the drain voltage beyond the rated maximum. Common source inductances designated in green can result in parasitic oscillations reducing gate drive stability and switching speed. It is important to Kelvin sense the source terminal of the GaN device to avoid the common source inductance (more on this below). The parasitic loops shown in Figure 14 become more prevalent as switching frequency increases.
Figure 13 • Full-Bridge Class D Audio Amplifier Showing Both Switching Waveforms (Center Trace Shows PWM Input Signal at 200 kHz)
DOC-86603-1 – (2/2018) Page 13 of 18www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
Figure 15 shows the critical layout section of the top side of the gate driver used in Example 1. The small 0201 surface mount gate resistors allow the driver (U4) to be placed close to the transistors to minimize the gate loop inductance. The gate driver ground plane is referenced to the source sense pad (also called the gate return pad) of Q1 and Q2. For transistors that do not have a dedicated gate return pad, it is important to Kelvin connect the gate return route as close as possible to the source pad of the transistor and separate the gate return route from the high current power path of the source terminal. This will minimize or eliminate the effect of the common source inductances on the gate drive signals. It is recommended that the gate return route down to the second layer of PCB through vias and route back to the gate driver underneath the gate resistors in order to take advantage of magnetic coupling cancellation within the gate loop. The spacing between the layers that route the gate loop should be small (5–8 mils typically), but must be able to handle high voltage if applicable. Bypass capacitor (C9) and bootstrap capacitor (C7) are placed close to the driver to reduce noise coupling.
The power loop inductance is reduced by placing bypass capacitors C15–C17 (and optionally C11–C13) close toQ1 and Q2. The power return path from the source pad of Q2 should take the shortest possible path back to
Figure 14 • Schematic Diagram Showing PCB Parasitic Loops from Example 1
HSS
OutputDriver
HSB
VIN
VDD
Q1
Q2
LSS
OutputDriver
LSB
VDD
LCSI
LG
LG
LCSI
Gate Loop
Gate LoopPower Loop
Page 14 of 18 DOC-86603-1 – (2/2018)www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
C15–C17. The gate return path should be separated from the power return path, even though both paths may besharing the same nodes or pads.
Figures 16 through 19 show the critical areas of the PCB layout in “Gate Driver Example 1”.
Figure 15 • Gate Driver Example 1 PCB Layout (Top Side)
Figure 16 • Top Layer
10.6
mm
11.7 mm
106
mm
11 7 mm
VOUT PlaneGND Plane
Power Ground Plane
+VIN Plane
Power Ground Plane
DOC-86603-1 – (2/2018) Page 15 of 18www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
Figure 17 • Mid-Layer 1
Figure 18 • Mid-Layer 2
Power Ground Plane
VOUT Plane
GND Plane
+VIN Plane
Gate Return
Source Sense
VSW Plane
Power Ground Plane
Power Ground Plane
VOUT Plane
GND Plane
VDD
+VIN Plane
Page 16 of 18 DOC-86603-1 – (2/2018)www.psemi.com
Application Note 71Using Peregrine’s High-Speed FET Drivers
Thermal ConsiderationsThe thermal pad (substrate) of each transistor is connected to its source pad by a copper plane on the top layer and linked through multiple vertical interconnect access (via) holes to the bottom layer. Wide planes are used to provide thermal dissipation. A heatsink can be attached to the PCB underneath the thermal pad.
As load current and switching frequency increase, the thermal performance decreases. The addition of heat-sinking and/or forced air cooling can significantly increase the current rating of the gate driver circuit examples, but care must be taken to not exceed the absolute maximum junction temperature of the devices.
Figure 19 • Bottom Layer
VOUT Plane
GND Plane
+VIN Plane
VSW Plane
Power Ground Plane
Power Ground Plane
DOC-86603-1 – (2/2018) Page 17 of 18www.psemi.com
Application Note 71Using Peregrine’s High-Speed
FET Drivers
ConclusionThis application note has outlined gate driver design principles and layout techniques that should be considered when designing drive circuitry for enhancement-mode GaN transistors. Three reference design examples have been shown using Peregine Semiconductor’s high-speed gate drivers.
Page 18 of 18 www.psemi.com DOC-86603-1 – (2/2018)
Sales ContactFor additional information, contact Sales at [email protected].
DisclaimersThe information in this document is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirelyat the user’s own risk. No patent rights or licenses to any circuits described in this document are implied or granted to any third party. pSemi’sproducts are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support orsustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur.pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.
Patent StatementpSemi products are protected under one or more of the following U.S. patents: patents.psemi.com
Copyright and Trademark©2018, pSemi Corporation. All rights reserved. The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registeredtrademarks and the pSemi name, pSemi logo, HaRP and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.