Two-Day State Level Workshop on “Digital System...

11
A Report on Two-Day State Level Workshop on “Digital System Design Using VHDL on CPLD board” on 10 th and 11 th February 2012 Jointly organized by Virtual Labs (Electronics), IIT, Bombay and Progressive Education Society’s MODERN COLLEGE OF ARTS SCIENCE & COMMERCE Shivajinagar, Pune-411005 DEPARTMENT OF ELECTRONIC SCIENCE

Transcript of Two-Day State Level Workshop on “Digital System...

Page 1: Two-Day State Level Workshop on “Digital System …moderncollegepune.edu.in/wp-content/uploads/2014/04/CPLD...A Report on Two-Day State Level Workshop on “Digital System Design

A Report on

Two-Day State Level Workshop on

“Digital System Design Using VHDL on CPLD board”

on

10th and 11th February 2012

Jointly organized byVirtual Labs (Electronics), IIT, Bombay

and

Progressive Education Society’s

MODERN COLLEGE OF ARTS SCIENCE & COMMERCEShivajinagar, Pune-411005

DEPARTMENT OF ELECTRONIC SCIENCE

Page 2: Two-Day State Level Workshop on “Digital System …moderncollegepune.edu.in/wp-content/uploads/2014/04/CPLD...A Report on Two-Day State Level Workshop on “Digital System Design

REPORT

Department of Electronic Science of P.E. Society’s Modern College of Arts, Science and Commerce, Pune-41105, and E-prayog, Virtual Lab (Electronics), IIT Bombay successfully organized two day State Level Workshop on “Digital System Design using VHDL on CPLD Board” on 10th and 11th

February 2012.

In the workshop, 20 faculty members and 48 M.Sc. students from different regions of Maharashtra like Nagpur, Amravati, Nashik, Ahmadnagar, Mumbai, Satara, Sangali and Pune had participated.

Inauguration :

Workshop was inaugurated by Dr. M. B. Patil (IIT, Bombay) along with Dr. K.C. Mohite (Dean Science faculty, University of Pune), Dr. G.R.Ekbote , Chairman Business Council P.E. Society, Dr. P.B. Buchade (Chairman, BOS, Electronic Science), Dr.A.D.Shaligram (Head, Department of Electronic Science, University of Pune), Principal Dr. R.S. Zunjarrao, Prof S. R. Chaudhari (Vice Principal and Head, Department of Electronic Science), Mr. Abhishak Kamath (Virtual Lab, IIT Bombay), Prof. D.B.Gaikwad(Organizing Secretary) and G.M Tarate(Co-Ordinator).

In this program, P.G. Department of Electronic Science, P.E. Society’s Modern College of Arts, Science and Commerce, Pune-5, was declared as Excellent Nodal Centre for Virtual Labs (Electronics) IIT, Bombay.

The aim of workshop was to give the participants hands–on experience with a process of reconfigurable logic design, implementation and verification of logic systems using modern design tools of digital logic design using an affordable CPLD board designed by E-prayog, Virtual lab .

During the workshop Dr. M. B. Patil, Dr.A.D.Shaligram, Mr. Abhishek Kamath, Prof D.B.Gaikwad delivered lectures explaining Virtual Lab, reconfigurable hardware, CPLD architecture, CPLD board uses and VHDL programming.

Publication of lab manuals specially prepared for two days state level workshop on Digital system design using VHDL on CPLD board.Prof.G.M.Tarate, Prof.S.R.Chaudhari, Dr.A.D.Shaligram, Principal Dr.R.S. Zunjarrao, Dr.M.B.Patil(IIT,Powai), Prof.U.N.Kothavade, Prof.D.B.Gaikwad

Page 3: Two-Day State Level Workshop on “Digital System …moderncollegepune.edu.in/wp-content/uploads/2014/04/CPLD...A Report on Two-Day State Level Workshop on “Digital System Design

In the laboratory sessions M.Sc. Electronic Science (Part-II) under the guidance of Prof.U.N.Kothavade conducted practicals . They demonstrated applications of CPLD such as Robot, Real Time Clock developed using Helium board.

During the workshop Dr.A.K.Walunj (Member of Management Council, University of Pune), Dr. R.K.Kamat (Reader, DOES, Shivaji University, Kolhapur), Dr. J.S. Kaddvarmath (Reader , DOES, Dharwad University,Karnataka ),Dr. D.C.Gharpure and Dr. M.S.Zambre (BOS Member, Electronic Science, University of Pune), Prof. Madhav Kube(Scientist E , DIAT, Pune ), Prof J.V.Khedkar(HOD.DOES, Fergusson College), Prof Z.B.Pathan (HOD.DOES, Poona College), Mr. Kiran Kale (Sr. ASIC Engineer, QLogic Pvt Ltd), Mr. Ganesh Shinde(Sr. Design Engineer, e-infochip), Mr. Vikram Gaikwad (Sr. Software Engineer,Wipro)

EPM3064 based CPLD board and PIC 18F4550 based microcontroller board were distributed to all participating institutes. Lab manuals and peripheral boards prepared by Modern College were used in the workshop.

During Valedictory function Dr. Tansen Chaudhari,(Fluid Control Pvt. Ltd.) expressed his thoughts on research and intellectual property rights. On this occasion Dr. Gajanan Ekbote, Chairman Business Council, P.E society, Prof. Jostna Ekbote, Prof. Padamakar Chirputkar, Dr. Arvind Pande, Principal Dr. R. S. Zunjarrao and Prof. S.S. Deshmukh, Vice principal and Secretary of P.E. Society were present.

• Use of CPLD Board

1. These CPLD boards are useful for students of M.Sc. Electronics / Electronic Science / Applied Electronics/ Electronic Science Courses in Maharashtra and T.Y.B.Sc Electronic Science course of Pune University.

2. In the syllabus of M.Sc. Electronic Science (University of Pune), there is a theory paper –“Digital System design uses VHDL” and eight practicals based on this theory paper. In this course, we are using these boards along with peripheral boards developed in our College.

Dr.M.B.Patil explaining the features of Virtual Lab, IIT, Bombay

Page 4: Two-Day State Level Workshop on “Digital System …moderncollegepune.edu.in/wp-content/uploads/2014/04/CPLD...A Report on Two-Day State Level Workshop on “Digital System Design

3. M.Sc. students are using one board as a programmer in their project. Two Students are working on CPLD based projects such as Robot Design and Real time Clock .They may require device with more I/O and Macro cells.

Page 5: Two-Day State Level Workshop on “Digital System …moderncollegepune.edu.in/wp-content/uploads/2014/04/CPLD...A Report on Two-Day State Level Workshop on “Digital System Design

Boards Used in the Workshop

Page 6: Two-Day State Level Workshop on “Digital System …moderncollegepune.edu.in/wp-content/uploads/2014/04/CPLD...A Report on Two-Day State Level Workshop on “Digital System Design

Mr. Abhishek Kamath explaining practical to participants in the workshop

Prof. D.B.Gaikwad explaining peripheral board

Participants performing practicals

List of participants

Page 7: Two-Day State Level Workshop on “Digital System …moderncollegepune.edu.in/wp-content/uploads/2014/04/CPLD...A Report on Two-Day State Level Workshop on “Digital System Design

Sr. No.

Name Of The Participant College /Institute

1 Dr. Sangita Joshi S. G. G. S. I.Eng.Tchhnology, Nanded

2 Dr. V.S.Kale KTHM College , Nashik

3 Dr. Satish Sharma RTM Nagpur University, Nagpur

4 Dr.P.B. Buchade Garware College, Pune-411004

5 Prof. Ansari Faheem Ahamad Poona College, Pune-411001

6 Prof Ansari Sajid Naeem Poona College, Pune-411001

7 Prof. Sneha Revankar Fr.C.Rodrigues inst. of Tecnology Mumbai

8 Prof. Preeti karpe Arts, Science & Commerce College, Nagar

9 Prof. M.B.WATH Brijlal Biyani Science College, Amrawati

10 Prof . Vijaya Jadkar Wadia College ,Pune-411001

11 Prof Dhavale Sandip Fergusson College, Pune-411004

12 Prof. N.S.HARANE Brijlal Biyani Science College, Amrawati

13 Prof Mallikarjun Hanamane Smt. Kasturbai College, Sangali

14 Prof Rajuskar R.S. Garware College, Pune-411004

15 Prof. Ranjana . Tilekar/Ubale Fergusson College, Pune-411004

16 Prof Kamble P.B Fergusson College, Pune-411004

17 prof. Soman Handge LVH College, Nashik

18 Mr. Jayaji Wankade Brijlal Biyani Science College, Amrawati

19 Mr. TANMAY MUTKURE Brijlal Biyani Science College, Amrawati

20 Mr. SAURABH YADGIRE Brijlal Biyani Science College, Amrawati

21 Mr. SWAPNIL SHELKE Brijlal Biyani Science College, Amrawati

22 Mr.GAJANAN RAUT Brijlal Biyani Science College, Amrawati

23 Mr. PARVEJ SAUDAGAR Brijlal Biyani Science College, Amrawati

24 Ms. AMITA TEMBHARE Brijlal Biyani Science College, Amrawati

25 Ms. ANUJA GUPTA Brijlal Biyani Science College, Amrawati

26 Ms. SNEHA INGALE Brijlal Biyani Science College, Amrawati

27 Ms. MADHAVI PACHPOR Brijlal Biyani Science College, Amrawati

28 Ms. POOJA MISHRA Brijlal Biyani Science College, Amrawati

29 Ms. RENUKA SHENDE Brijlal Biyani Science College, Amrawati

30 Ms. Mrunali A. Sherekar Brijlal Biyani Science College, Amrawati

31 Ms. Nimse S.S. Fergusson College, Pune-411004

32 Ms. Bilra G.R Fergusson College, Pune-411004

33 Ms. Dhage N.N Fergusson College, Pune-411004

34 Ms. Anagha Bakare Fergusson College, Pune-411004

35 Ms.Roshani Poduval Fergusson College, Pune-411004

36 Mr.Siamak Mirshahi DOES, University Of Pune

Page 8: Two-Day State Level Workshop on “Digital System …moderncollegepune.edu.in/wp-content/uploads/2014/04/CPLD...A Report on Two-Day State Level Workshop on “Digital System Design

37 Mr.Hani Masoumi DOES, University Of Pune

38 Mr. Santosh Jagtap Fergusson College, Pune-411004

39 Mr. Bhavin Upadhyay Modern college , Pune-5

40 Mr. Rupesh Khatpe Modern college , Pune-5

41 Mr. Shashank Longhi Modern college, Pune-5

42 Mr. Gajanan Deole Modern college, Pune-5

43 Mr. Gaurav Mohol Modern college, Pune-5

44 Ms. Shubhangi Agbote Modern college, Pune-5

45 Ms. Swati Nimbalkar Modern college, Pune-5

46 Ms.Kalpana Kedar Modern college, Pune-5

47 Ms. Asmita Patil Modern college, Pune-5

48 Mr. Varun Kawathekar Modern college, Pune-5

49 Mr. Mayur Jadhav Modern college, Pune-5

50 Ms. Priya Amane Modern college, Pune-5

51 Mr. Amlekar Purushottam Modern college, Pune-5

52 Ms. Anuja Mahajan Modern college, Pune-5

53 Mr. Yogesh Nakate Modern college, Pune-5

54 Ms. Tejashri Aphale Modern college, Pune-5

55 Mr. Shailesh Mohite Modern college, Pune-5

56 Mr. Vishal Gholap Modern college, Pune-5

57 Mr. Rahul Mali Modern college, Pune-5

58 Mr. Kapli Salgar Modern college, Pune-5

59 Mr. Nikhil jadhav Modern college, Pune-5

60 Mr. Amar Deshmukh Modern college, Pune-5

61 Mr. Anup C. Balharpure RTM Nagpur University, Nagpur

62 Ms. Aditi S. Pande RTM Nagpur University, Nagpur

63 Mr. Shailesh Kumbhar Modern college, Pune-5

64 prof. V.P.Labade Fergusson College, Pune-411004

65 Mr. Aditya Anand Dr. D.Y.Patil College of Engineering , Pimpari

66 prof. V.V.Velhal Dr. D.Y.Patil College of Engineering , Pimpari

67 Prof. S.K.Shinde YCI, Satara

68 Mr. Vipul D. Patankar Poona College, Pune-411001

Page 9: Two-Day State Level Workshop on “Digital System …moderncollegepune.edu.in/wp-content/uploads/2014/04/CPLD...A Report on Two-Day State Level Workshop on “Digital System Design

Statistical analysis of Feedback given by participants

Quality Superb Excellent Very good Good Fair Tolerable Poor Bad Very bad

No Comment

Points 10 9 8 7 6 5 4 3 2 1Scale of points

Page 10: Two-Day State Level Workshop on “Digital System …moderncollegepune.edu.in/wp-content/uploads/2014/04/CPLD...A Report on Two-Day State Level Workshop on “Digital System Design

News :

Prof. S.R.Chaudhari Dr. R.S.ZunjarraoVice Principal Principal Head, Department of Electronic Science

Page 11: Two-Day State Level Workshop on “Digital System …moderncollegepune.edu.in/wp-content/uploads/2014/04/CPLD...A Report on Two-Day State Level Workshop on “Digital System Design

ToProf. Sachin Patkar Principal Investigator, e- prayog, Virtual Labs(Electronics)IIT, Bombay

Subject: Request for Kryeton CPLD and Aurum PIC microcontroller boards.

Dear Sir,Department of Electronic Science, P.E. Society’s, Modern College of Arts Science and Commerce Pune-5 and e- prayog, Virtual Labs(Electronics) jointly organized two days state level workshop on digital system design using VHDL on CPLD boards on 10th and 11th February 2012. Workshop was successful due to cooperation rendered by team of e- prayog, Virtual Labs (Electronics). We are thankful to Virtual Lab for identifying us as a Nodal center. We are sending e-copy of the report to Virtual Lab.

We received 11 CPLD boards in September 2010. We conducted three workshops (University of Pune, University of Nagpur and Modern College, Pune-5) using CPLD boards. We developed daughter boards, which were used in above workshops.

In the workshop, Mr. Abhishek Kamath, IIT, introduced Kryeton CPLD board. We found that, board is very useful to conduct complex practicals. We request you to arrange five Kryeton CPLD boards. We assure you we will make best use of these boards similar to EPM3064 boards.

In the workshop 14 Helium V1.1 CPLD boards and 10 Aurum PIC boards were distributed to participating institutes.

We request to arrange Ten Aurum PIC boards to our College and four Aurum PIC boards for distributions to four institutes participated in State level workshop.

We expect similar cooperation in future.

With warm regards,

Prof. S.R.Chaudhari Dr. R.S.ZunjarraoVice Principal and Principal Head, Department of Electronic Science