Topics
description
Transcript of Topics
![Page 1: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/1.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Topics
Basic fabrication steps. Transistor structures. Basic transistor behavior. Latch up.
![Page 2: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/2.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Fabrication processes
IC built on silicon substrate:– some structures diffused into substrate;
– other structures built on top of substrate.
Substrate regions are doped with n-type and p-type impurities. (n+ = heavily doped)
Wires made of polycrystalline silicon (poly), multiple layers of aluminum/copper (metal).
Silicon dioxide (SiO2) is insulator.
![Page 3: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/3.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Simple cross section
substraten+ n+p+
substrate
metal1
poly
SiO2
metal2
metal3
transistor via
![Page 4: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/4.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Photolithography
Mask patterns are put on wafer using photo-sensitive material:
![Page 5: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/5.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Process steps
First place tubs to provide properly-doped substrate for n-type, p-type transistors:
p-tub n-tub
substrate
![Page 6: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/6.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Process steps, cont’d.
Pattern polysilicon before diffusion regions:
p-tub n-tub
poly polygate oxide
![Page 7: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/7.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Process steps, cont’d
Add diffusions, performing self-masking:
p-tub n-tub
poly poly
n+n+ p+ p+
![Page 8: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/8.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Process steps, cont’d
Start adding metal layers:
p-tub n-tub
poly poly
n+n+ p+ p+
metal 1 metal 1
vias
![Page 9: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/9.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Level 2 metal
Polish SiO2 before adding metal 2:
p-tub p-tub
poly poly
n+n+ p+ p+
metal 1 metal 1
vias
metal 2
![Page 10: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/10.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Transistor structure
n-type transistor:
![Page 11: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/11.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Transistor layout
n-type (tubs may vary):
w
L
![Page 12: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/12.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Drain current characteristics
![Page 13: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/13.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Drain current
Linear region (Vds < Vgs - Vt):
– Id = k’ (W/L)(Vgs - Vt)(Vds - 0.5 Vds2)
Saturation region (Vds >= Vgs - Vt):
– Id = 0.5k’ (W/L)(Vgs - Vt) 2
![Page 14: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/14.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
90 nm transconductances
Typical parameters: n-type:
– kn’ = 13 A/V2
– Vtn = 0.14 V
p-type:– kp’ = 7 A/V2
– Vtp = -0.21 V
![Page 15: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/15.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Current through a transistor
Use 90 nm parameters. Let W/L = 3/2. Measure at boundary between linear and saturation regions.
Vgs = 0.25V:
Id = 0.5k’(W/L)(Vgs-Vt)2= 0.12 A
Vgs = 1V:
Id = 7.2 A
![Page 16: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/16.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Basic transistor parasitics
Gate to substrate, also gate to source/drain. Source/drain capacitance, resistance.
![Page 17: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/17.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Basic transistor parasitics, cont’d
Gate capacitance Cg. Determined by active area.
Source/drain overlap capacitances Cgs, Cgd. Determined by source/gate and drain/gate overlaps. Independent of transistor L.– Cgs = Col W
Gate/bulk overlap capacitance.
![Page 18: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/18.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Latch-up
CMOS ICs have parastic silicon-controlled rectifiers (SCRs).
When powered up, SCRs can turn on, creating low-resistance path from power to ground. Current can destroy chip.
Early CMOS problem. Can be solved with proper circuit/layout structures.
![Page 19: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/19.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Parasitic SCR
circuit I-V behavior
![Page 20: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/20.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Parasitic SCR structure
![Page 21: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/21.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
Solution to latch-up
Use tub ties to connect tub to power rail. Use enough to create low-voltage connection.
![Page 22: Topics](https://reader036.fdocuments.net/reader036/viewer/2022081519/56813aec550346895da35826/html5/thumbnails/22.jpg)
FPGA-Based System Design: Chapter 2 Copyright 2004 Prentice Hall PTR
CMOS Process Steps