The 56XX Enhanced Currency Dispenser - leoromo.net Enhanced Currency... · 12.6-i THE 56XX ENHANCED...

THE 56XX ENHANCED CURRENCY DISPENSER

Contents

The 56XX Enhanced CurrencyDispenser

Chapter 12.6

INTRODUCTION ...................................................................................................... 12.6-1MANUFACTURING IMPLEMENTATION POINTS (MIPs) ............................ 12.6-1

Improved Electronics (IE) or New Electronics Currency Dispenser ............... 12.6-1Enhanced Currency Dispenser ......................................................................... 12.6-2ASIC Control Board ......................................................................................... 12.6-2Note Thickness Sensor (NTS) .......................................................................... 12.6-2Linear Variable Displacement Transducer (LVDT) (Ferrite/ Sensing PCB Coils Version) .......................................................................................... 12.6-2

AREAS OF CHANGE........................................................................................... 12.6-3Enhanced Currency Dispenser and IE Dispensers ............................................ 12.6-3Pick Modules..................................................................................................... 12.6-3ASIC Control Board.......................................................................................... 12.6-3Note Thickness Sensor ...................................................................................... 12.6-4

ASIC CURRENCY DISPENSER CONTROL BOARD....................................... 12.6-4NOTE THICKNESS SENSOR (NTS) .................................................................. 12.6-4LINEAR VARIABLE DISPLACEMENT TRANSDUCER (LVDT)(FERRITE/SENSING PCB COILS VERSION) ................................................... 12.6-5

GENERAL DESCRIPTION ....................................................................................... 12.6-656XX ATM DISPENSER MODULE (TYPICAL)............................................... 12.6-6OPERATIONAL ENVIRONMENT ..................................................................... 12.6-6VARIANTS ........................................................................................................... 12.6-6CONTAINERS ...................................................................................................... 12.6-7

Currency Cassette.............................................................................................. 12.6-7Purge Bin........................................................................................................... 12.6-8

SECURITY ............................................................................................................ 12.6-8Standard Security .............................................................................................. 12.6-8Tamper Indicating ............................................................................................. 12.6-8Cash Security..................................................................................................... 12.6-9

SPECIFICATIONS ................................................................................................ 12.6-9Currency Dimensions........................................................................................ 12.6-9Test Media......................................................................................................... 12.6-9Power Requirements ....................................................................................... 12.6-11Weight ............................................................................................................. 12.6-11

12.6-i

NCR — CONFIDENTIAL AND PROPRIETARYUse pursuant to Company Instructions

DECEMBER 2002


Dispenser Dimensions..................................................................................... 12.6-11

FUNCTIONAL DESCRIPTION.............................................................................. 12.6-12

MECHANICAL DESCRIPTION ............................................................................. 12.6-12PATH OF NOTES ............................................................................................... 12.6-12PICK MODULES ................................................................................................ 12.6-13

56XX Single Pick ............................................................................................ 12.6-1356XX Double Pick Module............................................................................. 12.6-14Functions of the 56XX Pick Module............................................................... 12.6-14Currency Cassette Guides and Latch .............................................................. 12.6-15Cassette Present and Identity Sensors ............................................................. 12.6-15Pick Module Keyplate ..................................................................................... 12.6-15Pick Action...................................................................................................... 12.6-16Pick Sensor...................................................................................................... 12.6-17Cassette Low Sensor ....................................................................................... 12.6-18Gulp Feed Detector ......................................................................................... 12.6-19The Pick Module Gear Driven Transport........................................................ 12.6-20

PRESENTER MODULE ..................................................................................... 12.6-215670 ATM....................................................................................................... 12.6-215670 Front Access Dispenser - Front View .................................................... 12.6-225670 Front Access Dispenser - Rear View ..................................................... 12.6-235670 Rear Access Dispenser - Front View ..................................................... 12.6-245670 Rear Access Dispenser - Rear View ...................................................... 12.6-255674/75 ATM - FRONT ACCESS ................................................................. 12.6-265674/75 ATM - REAR ACCESS.................................................................... 12.6-265684/85 TTW ATM ........................................................................................ 12.6-27Older Version Linear Variable Displacement Transducer (LVDT)................ 12.6-27Note Thickness Sensor (NTS)......................................................................... 12.6-28Linear Variable Displacement Transducer (LVDT) (Ferrite/Sensing PCB Coils Version) .............................................................. 12.6-29Pre-LVDT Sensor............................................................................................ 12.6-29Stacker Transport ............................................................................................ 12.6-29Stacker Wheel ................................................................................................. 12.6-30Clamp Arm and Clamp/Purge Motor .............................................................. 12.6-30Purge Gate ....................................................................................................... 12.6-31Stack Sensor .................................................................................................... 12.6-31Main Timing Disk ........................................................................................... 12.6-31Presenter Transport and Motor........................................................................ 12.6-31Arrangement of Presenter Transport Belts and Sensors.................................. 12.6-3256XX ATM Front Access Transport............................................................... 12.6-3256XX ATM Rear Access Transport................................................................ 12.6-33Presenter Timing Disk..................................................................................... 12.6-33Transport Sensors ............................................................................................ 12.6-33Exit Sensor ...................................................................................................... 12.6-33Shutter Assembly (5670 ATM only)............................................................... 12.6-34Purge Bin Location Components .................................................................... 12.6-34Purge Transport ............................................................................................... 12.6-35Purge Sensors .................................................................................................. 12.6-35Main Motor and Vacuum Pump...................................................................... 12.6-35Motor Control Circuit...................................................................................... 12.6-35

12.6-iiDECEMBER 2002



ELECTRICAL DESCRIPTION ............................................................................... 12.6-36

ENHANCED CURRENCY DISPENSER CONTROL BOARD ............................ 12.6-36

ENHANCED CONTROL BOARD FUNCTIONAL BLOCK DIAGRAM ............ 12.6-38VOLTAGE AND CURRENT ............................................................................. 12.6-38COMPATIBILITY............................................................................................... 12.6-38DISPENSER SECURITY SWITCH ................................................................... 12.6-38SCHEMATIC DESCRIPTION............................................................................ 12.6-39SDC MICROCONTROLLER ............................................................................. 12.6-39

Port 0 Configuration........................................................................................ 12.6-39Port 1 Configuration........................................................................................ 12.6-39Port 2 Configuration........................................................................................ 12.6-39Port 3 Configuration........................................................................................ 12.6-40Peripheral Interface Adapter 1 ........................................................................ 12.6-40Clock ............................................................................................................... 12.6-41Configuration Switches ................................................................................... 12.6-41Memory Requirements .................................................................................... 12.6-41SDC Microprocessor Memory Map................................................................ 12.6-42SDC Memory Referenced I/O Map ................................................................ 12.6-42SDC Microprocessor FPLA Boolean Equations............................................. 12.6-43Communications Interface .............................................................................. 12.6-43Inter-Processor Communications .................................................................... 12.6-43

EXECUTION MICROCONTROLLER .............................................................. 12.6-44Port 0 Configuration........................................................................................ 12.6-44Port 1 Configuration........................................................................................ 12.6-44Port 2 Configuration........................................................................................ 12.6-44Port 3 Configuration........................................................................................ 12.6-44Clock ............................................................................................................... 12.6-44Configuration Switches ................................................................................... 12.6-45Memory Requirements .................................................................................... 12.6-45Execution Microprocessor Memory Map ....................................................... 12.6-46Execution Processor Memory Referenced I/O Map ....................................... 12.6-46A/D Converter ................................................................................................. 12.6-46Peripheral Interface Adapter 2 ........................................................................ 12.6-46Inter-Processor Communications .................................................................... 12.6-48Peripheral Interface Adapter 3 ........................................................................ 12.6-48A/D Converter Operation ................................................................................ 12.6-49Processing Multiplexer Inputs......................................................................... 12.6-50Operation of the Transport Sensor LEDs........................................................ 12.6-51Operation of TSEN5 (Exit Sensor) LED/Photosensor.................................... 12.6-51Main Transport Timing Disk........................................................................... 12.6-51A/D Converter Self-Test ................................................................................. 12.6-51Stepper Motor Operation................................................................................. 12.6-52Presenter Motor ............................................................................................... 12.6-52Clamp Motor ................................................................................................... 12.6-53Stepper Motor Characteristics......................................................................... 12.6-53Main Motor ..................................................................................................... 12.6-54Pick Module Present Identification................................................................. 12.6-54Security Shutter Operation .............................................................................. 12.6-55Hardware Reset Control .................................................................................. 12.6-55

12.6-iii


DECEMBER 2002


CONNECTOR ASSIGNMENT .......................................................................... 12.6-56Power Interface Connector J1 ......................................................................... 12.6-56SDC Interface Connector J2............................................................................ 12.6-56Transport LEDs Connector J3......................................................................... 12.6-56Optotransmissive Switches Connector J4 ....................................................... 12.6-57Pick Modules Connector J5............................................................................. 12.6-57Transport Sensors Connector J6...................................................................... 12.6-58LVDT1 Connector J7...................................................................................... 12.6-58Note Thickness Sensor (NTS) Connector J8................................................... 12.6-58LVDT2 Connector J9...................................................................................... 12.6-58Intelligent Purge Bin Connector J10 ............................................................... 12.6-59Security Shutter Solenoid Connector J11 (5670 ATM only).......................... 12.6-59Security Shutter Interface Connector J12........................................................ 12.6-59Motors Connector J13 ..................................................................................... 12.6-59RDI Interface Connector J14........................................................................... 12.6-60SDC Microcontroller EPROM Code Selector Connector J15 ........................ 12.6-60LVDT Test Jumper J16................................................................................... 12.6-60

ASIC DISPENSER CONTROL BOARD ................................................................ 12.6-61ASIC CONTROL BOARD FUNCTIONAL BLOCK DIAGRAM .................... 12.6-62VOLTAGE AND CURRENT ............................................................................. 12.6-62COMPATIBILITY............................................................................................... 12.6-62DISPENSER SECURITY SWITCH ................................................................... 12.6-63SCHEMATIC DESCRIPTION............................................................................ 12.6-63DISCO MICROCONTROLLER ......................................................................... 12.6-63

Port 0 Configuration........................................................................................ 12.6-63Port 1 Configuration........................................................................................ 12.6-64Port 2 Configuration........................................................................................ 12.6-64Port 3 Configuration........................................................................................ 12.6-64Memory Referenced I/O.................................................................................. 12.6-64Clock ............................................................................................................... 12.6-65Configuration Switches ................................................................................... 12.6-65Memory Requirements .................................................................................... 12.6-66Communications Interface .............................................................................. 12.6-66Inter-Processor Communications .................................................................... 12.6-66

8032 (EXECUTION) MICROCONTROLLER................................................... 12.6-67Port 0 Configuration........................................................................................ 12.6-67Port 1 Configuration........................................................................................ 12.6-67Port 2 Configuration........................................................................................ 12.6-67Port 3 Configuration........................................................................................ 12.6-67Clock ............................................................................................................... 12.6-67

DANCE ASIC MICROCONTROLLER ............................................................. 12.6-68Configuration Switches ................................................................................... 12.6-68Memory Requirements .................................................................................... 12.6-68Memory Addressed I/O................................................................................... 12.6-68A/D Converter ................................................................................................. 12.6-68Peripheral Interface Adapter 2 ........................................................................ 12.6-69Inter-Processor Communications .................................................................... 12.6-70Peripheral Interface Adapter 3 ........................................................................ 12.6-70A/D Converter Operation ................................................................................ 12.6-71Processing Multiplexer Inputs......................................................................... 12.6-72Operation of the Transport Sensor LEDs........................................................ 12.6-73

12.6-ivDECEMBER 2002



Operation of TSEN5 (Exit Sensor) LED/Photosensor.................................... 12.6-73Main Transport Timing Disk........................................................................... 12.6-73A/D Converter Self-Test ................................................................................. 12.6-73Stepper Motor Operation................................................................................. 12.6-74Presenter Motor ............................................................................................... 12.6-74Clamp Motor ................................................................................................... 12.6-75Stepper Motor Programming........................................................................... 12.6-75Stepper Motor Characteristics......................................................................... 12.6-76Pick Module Present Identification................................................................. 12.6-76Security Shutter Operation .............................................................................. 12.6-77Hardware Reset Control .................................................................................. 12.6-77Strain Sensor Selection.................................................................................... 12.6-78

FIRMWARE OVERVIEW.................................................................................. 12.6-78DISCO Memory Map...................................................................................... 12.6-78SDC Memory Referenced I/O Map ................................................................ 12.6-79Execution Microprocessor Memory Map ....................................................... 12.6-79

CONNECTOR ASSIGNMENT .......................................................................... 12.6-80Power Interface Connector J1 ......................................................................... 12.6-80SDC Interface Connector J2............................................................................ 12.6-80Transport LEDs Connector J3......................................................................... 12.6-80Optotransmissive Switches Connector J4 ....................................................... 12.6-81Pick Modules Connector J5............................................................................. 12.6-81Transport Sensors Connector J6...................................................................... 12.6-82LVDT1 Connector J7...................................................................................... 12.6-82NTS Connector J8 ........................................................................................... 12.6-82LVDT2 Connector J9...................................................................................... 12.6-82Security Shutter Solenoid Connector J10........................................................ 12.6-83Security Shutter Interface Connector J11........................................................ 12.6-83Intelligent Purge Bin J12................................................................................. 12.6-83Motors Connector J13 ..................................................................................... 12.6-83RDI Interface Connector J14........................................................................... 12.6-84SDC Microcontroller EPROM Code Selector Connector J15 ........................ 12.6-84LVDT Test Jumper J16................................................................................... 12.6-84

SINGLE PICK INTERFACE BOARD .................................................................... 12.6-85VOLTAGE AND CURRENT ............................................................................. 12.6-86COMPATIBILITY............................................................................................... 12.6-86

SINGLE PICK I/F SCHEMATIC DESCRIPTION ................................................. 12.6-86

BUS OUTPUT.......................................................................................................... 12.6-86CONNECTOR J1 PINOUT ................................................................................. 12.6-87CONTROL LINES FROM THE DISPENSER CONTROL BOARD ................ 12.6-87

Pick Solenoid Disable ..................................................................................... 12.6-87Pick Module Address Decode......................................................................... 12.6-87Pick Valve Solenoid Operation ....................................................................... 12.6-88Sensor LEDs Enable........................................................................................ 12.6-88Pick Module Magnetic Reed Switches............................................................ 12.6-88Intelligent Cassette Interface ........................................................................... 12.6-89

SIGNAL OUTPUTS TO THE DISPENSER CONTROL BOARD.................... 12.6-89Bill Picked Sensors.......................................................................................... 12.6-89Gulp Feed ........................................................................................................ 12.6-89

12.6-v


DECEMBER 2002


Data Bus .......................................................................................................... 12.6-89

SENSORS AND ACTUATORS .............................................................................. 12.6-90CONNECTOR J2 PINOUT ................................................................................. 12.6-90OPTICAL SENSORS .......................................................................................... 12.6-90

Pick Arm Optotransmissive Switch ................................................................ 12.6-90Bill Picked Sensor ........................................................................................... 12.6-90

PICK VALVE SOLENOID ................................................................................. 12.6-91GULP FEED DETECTION................................................................................. 12.6-91THERMISTOR .................................................................................................... 12.6-91

BUS INPUT.............................................................................................................. 12.6-92CONNECTOR J4 PINOUT ................................................................................. 12.6-92CONTROL SIGNALS......................................................................................... 12.6-92SENSOR AND CASSETTE DATA BUS SIGNALS ......................................... 12.6-93

INTELLIGENT CASSETTE INTERFACES .......................................................... 12.6-93CONNECTOR J3................................................................................................. 12.6-93

DOUBLE PICK INTERFACE BOARD .................................................................. 12.6-94VOLTAGE AND CURRENT ............................................................................. 12.6-95COMPATIBILITY............................................................................................... 12.6-9556XX DOUBLE PICK MODULE ...................................................................... 12.6-95

DOUBLE PICK I/F SCHEMATIC DESCRIPTION ............................................... 12.6-96

BUS OUTPUT.......................................................................................................... 12.6-96CONNECTOR J1 PINOUT ................................................................................. 12.6-97CONTROL LINES FROM DISPENSER CONTROL BOARD ......................... 12.6-97

Pick Solenoid Disable ..................................................................................... 12.6-97Pick Unit Address Decode .............................................................................. 12.6-97Pick Valve Solenoid Operation ....................................................................... 12.6-98Sensor LEDs Enable........................................................................................ 12.6-98Pick Unit Magnetic Reed Switches................................................................. 12.6-98Intelligent Cassette Interface ........................................................................... 12.6-99

SIGNAL OUTPUTS TO THE DISPENSER CONTROL BOARD.................... 12.6-99Bill Picked Sensors.......................................................................................... 12.6-99Gulp Feed ........................................................................................................ 12.6-99Data Bus ........................................................................................................ 12.6-100

SENSORS AND ACTUATORS ............................................................................ 12.6-100Connector J5 Pinout ...................................................................................... 12.6-100

OPTICAL SENSORS ........................................................................................ 12.6-101Pick Arm Optotransmissive Switch .............................................................. 12.6-101Bill Picked Sensor ......................................................................................... 12.6-101

PICK VALVE SOLENOID ............................................................................... 12.6-101GULP FEED DETECTION............................................................................... 12.6-102THERMISTOR .................................................................................................. 12.6-102

BUS INPUT............................................................................................................ 12.6-102CONNECTOR J2 PINOUT ............................................................................... 12.6-103CONTROL SIGNALS....................................................................................... 12.6-103

12.6-viDECEMBER 2002



SENSOR AND CASSETTE DATA BUS SIGNALS ....................................... 12.6-104

INTELLIGENT CASSETTE INTERFACES ........................................................ 12.6-104CONNECTOR J3............................................................................................... 12.6-104CONNECTOR J4............................................................................................... 12.6-104

TRANSPORT AND TIMING SENSORS AND LEDS......................................... 12.6-105BILL DETECTION VOLTAGE WAVEFORMS ............................................. 12.6-108

Initial Sample ................................................................................................ 12.6-108Single Bill...................................................................................................... 12.6-108Folded Single Bill.......................................................................................... 12.6-109Double Bill .................................................................................................... 12.6-109Drag Out........................................................................................................ 12.6-109

FIRMWARE DESCRIPTION ................................................................................ 12.6-110PERIPHERAL CONTROL INTERFACE......................................................... 12.6-111

Diagnostics Switch Pack (Enhanced Currency Dispenser Control Board)... 12.6-111Diagnostics Switch Pack (ASIC Currency Dispenser Control Board) ......... 12.6-112SDC Command Switch Pack......................................................................... 12.6-112Execution Processor ...................................................................................... 12.6-113

SDC INTERFACES........................................................................................... 12.6-113SDC Secondary Communications Interface.................................................. 12.6-113SDC NVRAM Interface ................................................................................ 12.6-113

HOST SYSTEM INTERFACE ......................................................................... 12.6-114DEVICE CONTROL INTERFACE .................................................................. 12.6-114INTELLIGENT CONTAINERS INTERFACE ................................................ 12.6-114TAMPER INDICATE SERVICE...................................................................... 12.6-114HARDWARE INTERFACE.............................................................................. 12.6-114NODE CONTROL APPLICATION (NCA) INTERFACE .............................. 12.6-115FIRMWARE COMMANDS.............................................................................. 12.6-115

I/O Commands .............................................................................................. 12.6-115Diagnostic Commands .................................................................................. 12.6-116Dispense Enable Switch ................................................................................ 12.6-117Tamper Indicating Commands ...................................................................... 12.6-117

POWER-UP/SYSTEM RESET INITIALIZATION ......................................... 12.6-117Firmware Initialization .................................................................................. 12.6-117Bill Width and Singularity Learning............................................................. 12.6-117Device Initialization ...................................................................................... 12.6-117

VIRTUAL CASSETTE TYPES ........................................................................ 12.6-117BILL SINGULARITY ....................................................................................... 12.6-118BILL PRESENTATION ORDER ..................................................................... 12.6-118CASSETTE IDENTIFICATION....................................................................... 12.6-119FIRMWARE MAP ............................................................................................ 12.6-119ERROR RECOVERY........................................................................................ 12.6-119

Error Reporting ............................................................................................. 12.6-120Error Recovery Procedures ........................................................................... 12.6-120Error Thresholding ........................................................................................ 12.6-124

STATE OF HEALTH (SOH) ................................................................................. 12.6-125UPDATING STATE OF HEALTH................................................................... 12.6-125

12.6-vii


DECEMBER 2002


DEFINITION OF MODULES’ NVRAM ......................................................... 12.6-125Terminal Management Subsystems (TMS)................................................... 12.6-125Module Error Log.......................................................................................... 12.6-125Module History Area..................................................................................... 12.6-126State Of Health Updating .............................................................................. 12.6-126

THE DISPENSE OPERATION ............................................................................. 12.6-127

SERVICE AIDS ..................................................................................................... 12.6-129

CURRENCY EVALUATION QUALIFICATION PROCEDURE....................... 12.6-129CALIBRATING THE DISPENSER ................................................................. 12.6-129ESTABLISHING SINGULARITY AND SIZE ................................................ 12.6-132

Calculation of Reject Rate............................................................................. 12.6-135ERROR MESSAGES ........................................................................................ 12.6-136

Dispenser Clear Transport Error ................................................................... 12.6-136Change Parameter Errors .............................................................................. 12.6-136Learn Parameter Errors ................................................................................. 12.6-137

ELECTRICAL AND MECHANICAL ADJUSTMENTS ..................................... 12.6-139DRIVE BELT TENSION .................................................................................. 12.6-139OLDER VERSION LVDT SETTING STUDS................................................. 12.6-140REMOVING THE OLDER VERSION LVDT................................................. 12.6-140REPLACING THE OLDER VERSION LVDT ................................................ 12.6-141

Tie-Bar Alignment ........................................................................................ 12.6-141Shaft Assembly End-Play Adjustment.......................................................... 12.6-141

OLDER VERSION LVDT ADJUSTMENT ..................................................... 12.6-143Enhanced Dispenser Control Board.............................................................. 12.6-143ASIC Currency Dispenser Control Board..................................................... 12.6-144Electronic Verification .................................................................................. 12.6-146

REPLACING AN ENHANCED CURRENCY DISPENSERCONTROL BOARD WITH AN ASIC CURRENCY DISPENSERCONTROL BOARD.......................................................................................... 12.6-146REPLACING AN OLDER VERSION LVDT WITH AN NTS ....................... 12.6-147REMOVING THE NTS..................................................................................... 12.6-150REPLACING THE NTS.................................................................................... 12.6-150NTS ADJUSTMENTS....................................................................................... 12.6-150

NTS Electronic Verification.......................................................................... 12.6-150REMOVING THE LVDT (Ferrite/Sensing PCB Coils Version) ...................... 12.6-151REPLACING THE LVDT................................................................................. 12.6-153

ELECTRONIC VERIFICATION................................................................. 12.6-153ADJUSTMENT ................................................................................................. 12.6-153PICK MODULE TIMING ................................................................................. 12.6-15456XX DOUBLE PICK MODULE .................................................................... 12.6-155

Separating the Pick Units of the 56XX Double Pick Module....................... 12.6-155Pick Unit Internal Timing ............................................................................. 12.6-156Double Pick Module Pick Unit Relationship ................................................ 12.6-157Presenter Timing ........................................................................................... 12.6-158Pick Module To Presenter Timing ................................................................ 12.6-159

12.6-viiiDECEMBER 2002



LEVEL 0 DIAGNOSTIC TESTING...................................................................... 12.6-162ENHANCED CURRENCY DISPENSER CONTROL BOARD...................... 12.6-162ASIC CURRENCY DISPENSER CONTROL BOARD................................... 12.6-163SWITCHES AND LEDs INTERFACE............................................................. 12.6-163MODE OPTION ................................................................................................ 12.6-164ON-BOARD SWITCH SETTINGS .................................................................. 12.6-164TEST SEQUENCES .......................................................................................... 12.6-164TEST DESCRIPTIONS ..................................................................................... 12.6-165TEST ROUTER ................................................................................................. 12.6-165TEST 01H - MICROCONTROLLER CONFIDENCE ANDEPROM SUMCHECK....................................................................................... 12.6-165TEST 02H - SRAM DATA ............................................................................... 12.6-166TEST 03H - SRAM ADDRESS ........................................................................ 12.6-167TEST 04H - ALL RAM DATA ......................................................................... 12.6-168TEST 05H - ALL RAM ADDRESS.................................................................. 12.6-168TEST 06H - I2C BUS ........................................................................................ 12.6-169

LEVEL 1 DIAGNOSTIC TESTS........................................................................... 12.6-170DIAGNOSTICS TEST MENUS ....................................................................... 12.6-170

CLEAR.......................................................................................................... 12.6-170SET NOTES.................................................................................................. 12.6-171STACK.......................................................................................................... 12.6-171PRESENT...................................................................................................... 12.6-171DISPENSE .................................................................................................... 12.6-171MAIN MOTOR............................................................................................. 12.6-171SELF TEST ................................................................................................... 12.6-171EXIT SHUTTER........................................................................................... 12.6-171SENSOR/SWITCH STATUS....................................................................... 12.6-171PRESENTER BILL DRIVE ......................................................................... 12.6-171LEARN BILL PARAMETERS .................................................................... 12.6-172PRESENTER CLAMP.................................................................................. 12.6-172PICK VALVE ............................................................................................... 12.6-172SDC TURNAROUND .................................................................................. 12.6-172RUN-TO-RUN .............................................................................................. 12.6-172Gulp Feed Detector Switch ........................................................................... 12.6-172

M_STATUS AND M_DATA............................................................................ 12.6-172CURRENCY DISPENSER TI........................................................................... 12.6-173

Diagnostics Test Menu.................................................................................. 12.6-173TAMPER INDICATION .............................................................................. 12.6-173

LEVEL 3 DIAGNOSTICS ..................................................................................... 12.6-173S_DATA ............................................................................................................ 12.6-173TALLIES ........................................................................................................... 12.6-174

Transaction Tallies ........................................................................................ 12.6-174TMS Interface Support Area Tallies ............................................................. 12.6-175

STRAPPING........................................................................................................... 12.6-176ENHANCED CURRENCY DISPENSER CONTROL BOARD ..................... 12.6-176ASIC CURRENCY DISPENSER CONTROL BOARD................................... 12.6-177FUSE FS1 .......................................................................................................... 12.6-178

12.6-ix


DECEMBER 2002


PREVENTIVE MAINTENANCE ......................................................................... 12.6-179CURRENCY/MEDIA CONTAINERS ............................................................. 12.6-179PICK MODULES .............................................................................................. 12.6-179

Suction Cups ................................................................................................. 12.6-179PRESENTER ASSEMBLY............................................................................... 12.6-180SHUTTER ASSEMBLIES ................................................................................ 12.6-181

LUBRICATION ..................................................................................................... 12.6-181LUBRICANT TYPE.......................................................................................... 12.6-181GENERAL INSTRUCTIONS ........................................................................... 12.6-181

Presenter Assembly ....................................................................................... 12.6-182Pick Module .................................................................................................. 12.6-182

INTERNAL CABLES ............................................................................................ 12.6-183DISPENSER INTERCONNECTION DIAGRAM ........................................... 12.6-183PRESENTER SENSORS................................................................................... 12.6-184

Transport Sensors .......................................................................................... 12.6-184Transport LEDs............................................................................................. 12.6-185Timing Disk and Clamp Sensors................................................................... 12.6-186Shutter Sensor (5670 ATM only) .................................................................. 12.6-186

PICK SENSORS AND VALVE........................................................................ 12.6-18756XX Single Pick Module ............................................................................ 12.6-18756XX Double Pick Module - Sheet 1 of 2 .................................................... 12.6-18856XX Double Pick Module - Sheet 2 of 2 .................................................... 12.6-189

DISPENSER POWER AND ON-BOARD EXIT SHUTTERINTERFACE (5670 ATM ONLY ..................................................................... 12.6-190CONTROL BOARD TO PICK INTERFACE .................................................. 12.6-191INTER-PICK HARNESS .................................................................................. 12.6-192

ASSEMBLY AND SCHEMATIC DIAGRAMS ................................................... 12.6-193LEDs AND SENSORS ...................................................................................... 12.6-193

Pick LED and Thermistor ............................................................................. 12.6-193Pick Sensor.................................................................................................... 12.6-194Pre-LVDT LED............................................................................................. 12.6-194Pre-LVDT Sensor.......................................................................................... 12.6-195Stack LED ..................................................................................................... 12.6-195Stack Sensor .................................................................................................. 12.6-196Purge Path LED............................................................................................. 12.6-196Purge Path Sensor.......................................................................................... 12.6-197Purge/Overflow LED .................................................................................... 12.6-197Purge/Overflow Sensor ................................................................................. 12.6-198Transport LED (Exit LED) (567X ATMs) ................................................... 12.6-198Transport LED (Exit LED) (568X ATMs) ................................................... 12.6-199Transport Sensor (Exit) ................................................................................. 12.6-199Timing Disk Sensor....................................................................................... 12.6-200Main Timing Disk Sensor ............................................................................. 12.6-200Exit Shutter Sensor........................................................................................ 12.6-201

12.6-xDECEMBER 2002



SCHEMATIC DIAGRAMS ................................................................................... 12.6-202ENHANCED DISPENSER CONTROL BOARD ............................................ 12.6-202ASIC DISPENSER CONTROL BOARD ......................................................... 12.6-202SINGLE PICK INTERFACE BOARD ............................................................. 12.6-202DOUBLE PICK INTERFACE BOARD ........................................................... 12.6-202

Appendix 12.6-A - Personas 86 Currency Dispenser - Stage 1

12.6-xi


DECEMBER 2002


12.6-xiiDECEMBER 2002



Contents

Chapter 12.6

The 56XX Enhanced CurrencyDispenser

INTRODUCTIONThis chapter describes the 56XX Enhanced Currency Dispenser introduced inthe NCR 5670 ATMs but now used in all 56XX ATMs and also in ATMs in thePersonas range.

The 56XX Enhanced Currency Dispenser used in a 5670 ATM has apresenter module with an on-board exit shutter.

The 56XX Enhanced Currency Dispenser used in a 5674/75 or 5684/85/88ATM has the on-board exit shutter removed from the presenter. The exitshutter mounted on the facia of the ATM is used.

MANUFACTURING IMPLEMENTATION POINTS (MIPs)The tables below detail the Manufacturing Implementation Points of eachcurrency dispenser variant.

Improved Electronics (IE) or New Electronics Currency Dispenser

Class Tracer Number Serial Number

5674 08-0999 08-24537265

5675 08-4444 08-24541550

5684 08-2097 08-24896718

5685 08-4367 08-24545163

5688 08-0201 08-24536947

Notes:IE presenter and original presenter are interchangeable.The pick modules are not interchangeable.Information extracted from customer bulletin number 93-0114

12.6-1


DECEMBER 2002


Enhanced Currency Dispenser

ASIC Control Board

Note Thickness Sensor (NTS)

Linear Variable Displacement Transducer (LVDT) (Ferrite/ Sensing PCB Coils Version)


5670 All All

5674 08-013436 08-30364642

5675 08-018530 08-30366136

5684 08-016606 08-30363582

5685 08-22367 08-31726513

5688 08-03981 08-30371537

Notes:Enhancements made to the dispenser control and pick interface boards.


5670 08-4518 08-31728644

5674 08-14409 08-31731215

5675 08-20334 08-31735940

5684 08-21404 08-31735780

5685 08-25009 08-31769325

5688 08-4789 08-31734345

Notes:Introduced April 1996.ASIC Currency Dispenser introduced as a replacement for the Enhanced Currency Dispenser control board.

Class

5670

5674

5675

5684

5685

5688

Notes:Introduced across the product range between May and August 1996.Note Thickness Sensor (NTS) introduced.The NTS can not be used with an Enhanced Currency Dispenser control board.The LVDT can be used with an ASIC Currency Dispenser Control board.


5870 08-17428 08-34928829

5874 08-5509 08-34932483

5875 08-14605 08-34545141

5884 08-24186 08-34931334

5885 08-18756 08-34541457

5588 08-2533 08-34538819

Notes:Introduced November 2000.LVDT (Ferrite/Sensing PCB Coils Version)

12.6-2DECEMBER 2002



AREAS OF CHANGE

Enhanced Currency Dispenser and IE DispensersThe major areas of change between the Enhanced Currency Dispenser and theH-8010-56XX-XX-08 and H-8010-56XX-XX-08 (IE) dispensers are as follows:

� Mechanical changes:� The exit shutter is removed from the ATM facia and incorporated into

the presenter (when used in the 5670 ATMs)� A double pick module, constructed with individual snap-on bill guides,

snap in bushes and pickline hubs, is introduced.� New single pick module which is the same as previously used in the

56XX machines except for a new single pick interface pcb� Protective safety covers are fitted over the external drive mechanisms

as standard on the 5670 ATMs.

� Electrical:� The dispenser is made in two voltage versions; 115 V and 230 V main

motor variants (230 V used only in 5670 ATMs)� New double pick interface pcb� New single pick interface pcb� The motor control circuits are now on the dispenser control board� Harnesses changed to match pcb changes and on-board shutter� Front access and rear access versions of the dispenser have the same

number of presenter transport sensors (five, plus one Purge-Bin-Fullsensor and one Pre-LVDT).

� Software:� Changes to control new electronics.

NOTE: The 56XX single and double pick modules designed for the 56XXEnhanced Currency dispenser cannot be used with the H-8010-56XX-XX-08 and H-8010-56XX-XX-08 (IE) presenters. Similarly the presenterdesigned for the 56XX Enhanced Currency Dispenser cannot be used withthe pick modules fitted to earlier versions of the currency dispenser.

Pick ModulesThe 56XX Currency Dispenser can use the Aria or the 56XX single and doublepick modules.

NOTE: 1. Where there is a mixture of Aria and 56XX pick modules, then theAria must always be the bottom pick module.

NOTE: 2. When the Aria Double Pick Module is present in a 56XX EnhancedCurrency Dispenser, the presenter timing must be advanced one tooth.Refer to Chapter 12.9 for the Aria adjustment procedures.

ASIC Control BoardThe major areas of change between the ASIC Currency Dispenser and theEnhanced Currency Dispenser are:� Electrical:

� ASIC Currency Dispenser Control board has been introduced.

12.6-3


DECEMBER 2002


Note Thickness Sensor

� Mechanical change:� Additional holes in the presenter side frames to allow for a Note

Thickness Sensor (NTS) to be fitted� New Note Thickness Sensor (NTS) is introduced (when used with the

ASIC Currency Dispenser Control board; the NTS can replace an olderversion LVDT).

ASIC CURRENCY DISPENSER CONTROL BOARDA new ASIC Currency Dispenser Control board has been introduced. TheASIC board contains an ASIC processor; it can be used with the NoteThickness Sensor (NTS) or LVDT.

NOTE: The ASIC Currency Dispenser Control board is referred to as theASIC board and the Enhanced Currency Dispenser board is referred to asthe Enhanced Currency Dispenser board throughout this chapter.

Illustrations are provided for both currency dispenser control boards (ASICand enhanced) later in this chapter.

NOTE THICKNESS SENSOR (NTS)(Introduced May 1996).The 56XX Enhanced Currency Dispenser is fitted with either an older versionLVDT or an NTS (the NTS replaces the older version LVDT). The NTSrequires an ASIC style Currency Dispenser Control board. The presentersside frames must have additional holes to allow a Note Thickness Sensor(NTS) to be fitted.

NOTE: The NTS can not operate with the Enhanced Currency DispenserControl board. The older version LVDT can operate with an ASIC orenhanced style currency dispenser control board.

After installation the NTS does not require any adjustments; it isautomatically configured under software control.

The following illustration shows an NTS.

12.6-4DECEMBER 2002



LINEAR VARIABLE DISPLACEMENT TRANSDUCER (LVDT) (FERRITE/SENSING PCB COILS VERSION)

A new LVDT has been introduced (November 2000).

NOTE: The 56XX Enhanced Currency Dispenser is fitted with either anolder version LVDT, an NTS or an LVDT Ferrite/Sensing PCB CoilsVersion.

NOTE: The LVDT Ferrite/Sensing PCB Coils Version (introduced November2000) replaces the NTS.

The following illustration shows an LVDT (Ferrite/Sensing Coils Version)

Ferrite Cores

Sensing Coils

12.6-5


DECEMBER 2002


GENERAL DESCRIPTIONThe 56XX Enhanced Currency Dispenser presents a bunch of up to 40 bills inup to four denominations of currency to the cardholder. A detect and purgesystem controls the movement of currency along the transport. Misfed ordamaged currency is bunched and diverted into a purge bin. The option isavailable, via application commands, to retract currency presented to thecardholder, but not taken, to the purge bin.

56XX ATM DISPENSER MODULE (TYPICAL)

OPERATIONAL ENVIRONMENTThe dispenser operates as an intelligent module under the control of its ownonboard microprocessors. It communicates with the ATM central processingunit over the SDC serial bus. Dispenser device control firmware resident inthe dispenser memory interfaces to the ATM transaction control anddiagnostic programs.

VARIANTSThe variants of the currency dispenser are designated as follows:

� Interior� Front Access 115 V or 240 V (5670 ATM only)� Rear Access 115 V or 240 V (5670 ATM only)� TTW 115V.

12.6-6DECEMBER 2002



� 1, 2, 3, and 4 Standard Width Cassettes� 1, 2, 3, and 4 Standard Width, Tamper Indicating Cassettes� 1, 2, 3, and 4 Wide Bodied Cassettes� 1, 2, 3, and 4 Wide Bodied, Tamper Indicating Cassettes� 1, 2, 3, and 4 Position No Cassettes.

Illustrations of front and rear access variants appear in the section“Mechanical Description - The Presenter Module”.

CONTAINERS

Currency Cassette

Currency in the dispenser is contained within currency cassettes, and theseare used to transport currency to and from the ATM. The cassette areprovided in the following optional levels of security:

� Standard currency cassette (now obsolete):� Latchfast� Tamper indicating (mechanical).

� Wide currency cassettes (replaces obsolete standard width cassette):� Standard Security variant� Tamper indicating variant� Cash Security variants:

Intelligent Cash Security (ICS) variantATM Cash Security variant.

The dispenser is capable of using all the currency cassettes developed for5070/80/81/84/85/88 ATMs.

NOTE: A full description of the currency cassette is given in Chapter 12.2.

AB

CD

EF

G

ABCDEFG

1

2

3

4

5

6

7

12

34

56

7

12.6-7


DECEMBER 2002


Purge Bin

Rejected currency is diverted to the purge bin in the dispenser. The purge binis provided in the following optional levels of security:

� Latchfast plastic bin (shown in the illustration above)� Open.

SECURITYThree levels of security are available in respect to the physical security of thecurrency:

� Standard security� Tamper indicating with mechanical devices� Cash Security variants:

� Intelligent Cash Security (ICS) variant� ATM Cash Security variant.

Standard SecurityThe currency cassettes and purge bin remain seal-fast secure when the ATMis opened. Latch-fast security provides a level of security where access to thecurrency can not be achieved without using a simple tool.

Tamper IndicatingTamper-indicating security prevents access to the currency in the currencycassettes and dispenser transport by using seal-fast containers and covers.Tamper indicating on the currency cassettes is by multi-shot mechanicalcontainers.

NOTE: Mechanical indicators are not available on the purge bin. A dispenserordered with mechanical TI is supplied with a standard latch-fast purgebin with a sealable door lock.

12.6-8DECEMBER 2002



Cash SecurityThere are two types of Cash Security currency cassettes: the Intelligent CashSecurity (ICS) cassette and the ATM Cash Security cassette. Both aredesigned to fit into a security system that injects a marking ink onto thecurrency within the cassette if the ATM is attacked. The currency ispermanently stained and therefore no longer of any use. Because of this, it isvery important that the correct procedures be observed when handling thistype of cassette.

SPECIFICATIONS

Currency Dimensions

The dispenser is capable of dispensing new or used currency of the followingdimensions:

� Width:� Minimum 62 mm (2.44 in.)� Maximum 95 mm (3.74 in.).

� Length:� Minimum 120 mm (4.72 in.)� Maximum 172 mm (6.77 in.).

Test Media

SizeThe following requirements for paper, used as test media (bills) is provided forinformation only. The size of test media that can be used in the dispenser is asfollows:

� Length: (Standard Cassette):� Minimum - 120 mm (4.72 in.)� Maximum - 170 mm (6.69 in.).

Currency Length

CurrencyWidth

Cassette BodyWidth

AB

CD

EF

G

ABCDEFG

1

2

3

4

5

6

7

12

34

56

7

12.6-9


DECEMBER 2002


� Length: (Wide Body Cassette):� Minimum - 120 mm (4.72 in.)� Maximum - 179 mm (7.05 in.).

� Width:� Minimum - 62 mm (2.44 in.)� Maximum - 95 mm (3.74 in.).

� Width and Length tolerance 2mm.

� Thickness, including inking:� Minimum - 0.06 mm (0.002 in.)� Maximum - 0.26 mm (0.010 in.).

� Thickness of intaglio inking:� Minimum - 0.00 mm (0.00 in.)� Maximum - 0.075 mm (0.003 in.).

� Bill thickness tolerance 10%.

MaterialThe paper used for producing the test media (bills) must have the followingcharacteristics:

� Paper Weight = 65 to 95 g/m2

� Thickness (excluding ink) = 0.06 to 0.185 mm� Bendtsen roughness = 200 to 1200 ml/min.� Taber stiffness (machined direction) = 1.2 to 4.0 (cross direction) = 0.8 to

2.4� Bendtsen porosity = maximum 150 ml/min.� Single tear (machine direction) = minimum 230 mN (cross direction) =

minimum 270 mN� Contrast ratio opacity (including inking) - 79 to 93%

NOTE: The process of manufacturing paper aligns the majority of fibres inthe direction the paper passes through the rollers this is known as the“machined direction”. The direction perpendicular to this is known as the“cross direction”.

Intaglio InkThe requirements for Intaglio inking are to prevent any keying effects wherethe patterns on adjacent bills are such that they interlock inhibitingseparation when sliding one bill across the width of the adjacent bill.Therefore certain geometric patterns on the paper are either authorized ornot.

Unauthorized Patterns

� A series of parallel lines greater than 30 degrees from the vertical. Thelongest edge of the bill is defined as the horizontal

� A series of concentric circles.

Authorized Patterns

� Cross hatching of lines to produce a diamond pattern� A series of intersecting circles.

±

±

12.6-10DECEMBER 2002



Power RequirementsThe power requirements of the 56XX Enhanced Currency Dispenser are:

� Direct current:� +5 V 5% 2.5 A� +12 V 10% 400 mA� -12 V 10% 300 mA� +24 V 10% 3.0 A.

� Alternating current:� 115 Vac, 5.5 A r.m.s., 20.0 A surge� 230 Vac, 3.0 A r.m.s., 10.0 A surge (5670 ATM only).

WeightThe weights of the component parts of the dispenser are:

� Basic unit (4 pick modules + presenter) = 55 kg (121.25 lb.)� 56xx or Aria single pick module = 6.3 kg (13.9 lb.)� 56xx type double pick module = 12.6 kg (27.8 lb.)� Aria type double pick module = 9.7 kg (21.38 lb.)� Presenter unit = 29.8 kg (65.69 lb.)� Currency cassette empty = 3.2 kg (7.05 lb.)� Currency cassette full = 6.0 kg (13.2 lb.)� Purge bin empty = 1.0 kg (2.2046 lb.)� Purge bin full = 1.3 kg (2.9 lb.).

Dispenser DimensionsThe dimensions of the dispenser with four pick modules (excluding ATMinterface requirements) are:

� Width = 305 mm (12 in.)� Height = 875 mm (34.45 in.)� Depth = 647 mm (25.47 in.).

±±

±±

12.6-11


DECEMBER 2002


FUNCTIONAL DESCRIPTIONThe following sections describe the operation of the dispenser’s mechanical,electrical/electronic, and firmware components.

MECHANICAL DESCRIPTIONThe dispenser consists of from one to four pick modules suspended below apresenter module. In the following description, the components are describedin the order they are encountered by notes passing through the dispenser.

PATH OF NOTESThe path of notes through a 56XX ATM front access dispenser is shown in thefollowing diagram (diagram is typical of a 5670 Front Access ATM).




PICK MODULESThe pick modules of the 56XX Enhanced Currency Dispenser hang verticallybelow the presenter module to allow one, two, three or four pick positions.

Pick position number 1 is immediately below the presenter, number 2 isbelow number 1, number 3 below number 2, and 4 below 3.

There are four types of pick module; 56XX and Aria single pick moduleshold one currency cassette, 56XX and Aria double pick modules hold twocassettes, one above the other. 56XX type pick modules are described in thischapter and Aria pick modules are described in Chapter 12.9.

NOTE: Where there is a mixture of Aria and 56XX pick modules, then theAria must always be the bottom pick module.

NOTE: 2. When the Aria Pick Module is present in a 56XX EnhancedCurrency Dispenser, the presenter timing must be advanced one tooth.Refer to Chapter 12.9 for the Aria adjustment procedures.

56XX Single Pick

12.6-13


DECEMBER 2002


56XX Double Pick Module

Functions of the 56XX Pick ModulePick modules:

� provide support for currency cassettes� identify the inserted cassettes� open the front of the inserted cassettes� lift (picks) bills one by one from the cassettes� detect when currency is running low� detect gulp feeds (several bills picked)� transport the bills to the pick module above or to the presenter.

The components of the pick modules which achieve the above functionsare:

� cassette guides and latch mechanism� cassette present and identity sensors� pick module keyplate� pick action components: pick arms, suction cups� pick solenoids and timing disks� pick sensors� cassette low sensors� gulp feed detectors� gear driven transport.




The following description applies to a 56XX single pick module with thedifferences for the double pick described where necessary.

Currency Cassette Guides and LatchThe currency cassette rests on metal rails on the side frames of the pickmodule. Upper plastic guides on the side frames and the spring loaded catchhold the cassette firmly in position.

Cassette Present and Identity SensorsA printed circuit board on the side of the pick module carries two sets of fourencapsulated reed switches. Each set of switches is in close proximity to aninserted currency cassette and is influenced by the magnetic fields of smallpermanent magnets in a housing on the side of the cassette.

The magnets can be moved within the housing or left out so that certaincombinations of reed switches SW1, SW2, SW3, SW4, are operated. Thisachieves a binary code which is used to identify the cassette as type 1, 2, 3, 4,5, 6 or 7. When the currency cassette is inserted into a pick module in anyposition in the dispenser, it signals its identity via the reed switches. Thefirmware identifies each cassette and so is able to select the proper one fordispensing bills of a specific denomination.

Pick Module KeyplateWhen the cassette is inserted into the dispenser the prongs of the pick modulekeyplate enter the holes in its base. The cassette door is pushed into thecassette base, leaving the front open to permit the currency to be picked anddispensed.

12.6-15


DECEMBER 2002


Pick Action

The pick action is timed so that a note delivered from the cassette to the pickmodule transport will arrive at the stacker wheel at the correct time to bedriven cleanly into the stacker wheel fingers without snagging. This timing isachieved by fixing the relationship of the presenter and pick module transportgearing to the action of the pick arm drive and vacuum valve.

The presenter transport is positively connected to the first pick module bytoothed gearing. In the same way each pick module meshes with the pickmodule below so that the whole dispenser is locked in a fixed relationship.

The pick shaft gets its oscillating motion from the gear segment attachedto a crank which is driven by a cam follower riding in a track in the clusterdrive cam. The cluster drive is driven from the transport through an idlergear. The pick arms move continuously between a position where the pickvacuum cups are above the D wheels to where the vacuum cups are pushingthe currency back into the cassette.

Attached to the cluster drive cam is a clear plastic disc printed withopaque timing marks. The large timing arc is detected by an optical switchand is used (ANDed with a signal from the currency dispenser control board)to produce the electrical pulses which energize and de-energize the picksolenoid valve. The solenoid valve is energized following a transition throughclear to black and it remains energized while the black segment on the disc isobscuring the optical sensor. This time corresponds to the time when the pickarms are just reversing away from the currency in the cassette until they areabove the D wheels.

When the solenoid valve is de-energized it closes off the pump section oftubing. The tubing to the pick arm vents to atmosphere via backflow throughthe de-energized solenoid. The note drops off the suction cups and is grippedby the D wheels and pinch rolls.

The letter D and numbers 1, 2, 3, and 4 printed on the timing disc areused to set and check the timing of individual pick modules and thisadjustment is described in the “Service Aids” section of this chapter.




Pick Sensor

The pick sensor consists of two printed circuit assemblies. A photo-transistoris on one and an infra-red light emitting diode is on the other. These areattached to the side frame of the pick module so that they “look” across thepath of the notes between the pick mechanism and the transport. When a noteblocks the light path it is detected. The pick sensor output is converted intonote width by monitoring the number of interrupts while the sensor is blockedwith the interrupts generated by the main transport timing disk. A differenceof plus 3 or minus 5 timing wheel ticks in width from the known width of thecurrency (stored in NVRAM) will cause the note to be rejected to the purge binand the pick to be attempted three more times.

12.6-17


DECEMBER 2002


Cassette Low Sensor

The cassette low sensor consists of a reed switch attached to the pick modulekeyplate. The reed switch is held on a bracket which projects into the opendoor of the cassette. It operates when a permanent magnet attached to thecassette currency pusher mechanism approaches the front of the cassette asthe currency is dispensed. In the plastic cassette, the position of this magnetcan be set in two positions to actuate the switch when 75 50 or 200 50notes are left in the cassette.

± ±




Gulp Feed Detector

The shaft carrying the pinch wheels which rest on the D wheels, is gear drivenat one end, but at the other end is free to move vertically under the action of aspring. If several notes are picked from the cassette at one time, this end ofthe shaft is forced upwards to operate a microswitch. This signal is used tostop the dispenser immediately. This arrangement is called the gulp feeddetector. Its function is to protect the transport from possible damage causedby a large bunch of notes passing through it.

12.6-19


DECEMBER 2002


The Pick Module Gear Driven Transport

The pick module transport consists of a gear train of driven shafts. Each shaftcarries rubber pinch wheels which bear against the pinch wheels on shaftsalongside and grip and move the notes to the presenter transport. Plastic noteguides deflect the note from the horizontal transport to the vertical and makesure of the smooth passage of the note between the pinch wheels.

On the double pick module, the gear train components are repeated for thesecond pick position.




PRESENTER MODULE

5670 ATM

The above illustration shows a 5670 front access presenter module. Thepresenter module is configurable to front and rear access versions. Its functionis to:

� detect multiple bills and quantify them accurately up to a maximum ofthree bills

� stack up to 40 bills and present the stack to the cardholder� detect when the stack of bills is taken� provide the exit shutter behind the ATM facia� provide a housing for the purge bin� drive damaged, mispicked, or not-taken currency into the purge bin� detect when the purge bin is full� drive, through gearing, all the pick modules� detect the movement of bills through the transport� create the timing signal for the measurement of bill singularity� supply the pick vacuum to all the pick modules.

The components of the presenter which achieve these functions are:

� the linear variable displacement transducer (LVDT) or Note ThicknessSensor (NTS) and pre-LVDT sensor

12.6-21


DECEMBER 2002


� the stacker transport and wheel, clamp arm, clamp motor, purge gate,stack sensor, main timing disk, presenter transport and motor and pre-senter timing disk

� transport sensors� the exit sensor� the shutter assembly� purge bin location components� purge transport� purge sensors� main motor and timing belts� vacuum pump and tubing� motor control circuit on the dispenser control board.

The illustrations which follow show the location of most of thesecomponents on the front and rear access dispensers.

5670 Front Access Dispenser - Front View




5670 Front Access Dispenser - Rear View

12.6-23


DECEMBER 2002


5670 Rear Access Dispenser - Front View




5670 Rear Access Dispenser - Rear View

12.6-25


DECEMBER 2002


5674/75 ATM - FRONT ACCESSThe illustrations below show a 5674/75 presenter module. The presentermodule is configurable to front and rear access versions.

5674/75 ATM - REAR ACCESS




5684/85 TTW ATM

The above illustration shows a 5684/85 TTW presenter module.

Older Version Linear Variable Displacement Transducer (LVDT)

The older version LVDT is a sensing device, situated in the transport justbefore the stacker wheel, which gives an electrical output proportional to thedisplacement caused to two movable roller assemblies by bills passingbetween them and fixed reference rollers. This output is digitized, integrated,

12.6-27


DECEMBER 2002


and is compared to the expected value (held in memory) for the currency beingdispensed. In this way torn, folded, or multiple bills are detected. Refer to the“LVDT/NTS Theory of Operation” section for a more detailed description of theolder version LVDT.

NOTE: The older version LVDT has been replaced by the Note ThicknessSensor (refer to the following “Note Thickness Sensor” section for moredetails).

Note Thickness Sensor (NTS)

NOTE: Introduced May 1996.

NOTE: The NTS replaces the older version LVDT. The NTS does not requireany adjustments; it is automatically configured when connected to theASIC Currency Dispenser Control board.

The dual Note Thickness Sensor (NTS) is used in the Enhanced CurrencyDispenser to measure the thickness of currency notes. When installed (in thetransport just before the stacker wheel), deflection of either of the senserollers produces a calibrated dc voltage level on the connector pins. Circuitryis also included to allow zeroing of the output voltages with a pre-setdeflection on the sense rollers.

NOTE: The NTS can only be connected to an ASIC Currency DispenserControl board.

Refer to the “LVDT/NTS Theory of Operation” section for a more detaileddescription of the NTS.

NOTE: The NTS has been replaced by the Linear Variable DisplacementTransducer (LVDT) (Ferrite/Sensing PCB Coils Version (refer to the“Linear Variable Displacement Transducer (LVDT) (Ferrite/Sensing PCBCoils Version” section for more details).




Linear Variable Displacement Transducer (LVDT) (Ferrite/Sensing PCB Coils Version)

NOTE: Introduced November 2000.

Bills passed up from the pick modules enter the presenter via the LVDTtransport. This short transport is the only one in the presenter that is drivenby the main motor and is linked via a gear train to the first pick moduletransport.

The LVDT is a sensing device, which gives an electrical outputproportional to the displacement of two movable roller assemblies caused bybills passing between them and fixed reference rollers. The rollers areattached to ferrite cores which project through sensing coils printed on a pcb.The output from the coils is digitized, integrated, and compared to theexpected value (held in memory) for the currency being dispensed. In this waytorn, folded, or multiple bills are detected.

Pre-LVDT SensorThe pre-LVDT infra-red sensor detects the note as it enters the presenter fromthe pick module. Its output triggers the start of the measurement taken by theLVDT/NTS and the sampling of the LVDT/NTS output is timed by the maintiming disk.

Stacker TransportThe stacker transport is driven by a toothed timing belt from the main timingdisk which is, in turn, belt driven from the main motor. All shafts of thetransport are driven by interlocking toothed gears. Each shaft carries fourbarrel shaped pulleys which drive rubber belts. The shape of the pulleysprovides a self centring action for the belts.

The transport is divided into two sets of shafts and belts, an upper and alower. The notes are gripped between the upper and lower sets of belts and aredriven from the pick module through the LVDT or NTS and fully into thefingers of the stacker wheel. Refer to the diagrams given in the “Arrangementof Presenter Transport Belts and Sensors” section.

Ferrite Cores

Sensing Coils

12.6-29


DECEMBER 2002


Stacker Wheel

Notes are held in the stacker wheel fingers and turn around with it until theymeet the projecting fingers of the purge gate. The notes are then stripped outof the stacker wheel and pushed by the stacker wheel fingers to form a stackagainst the purge drum belt.

Clamp Arm and Clamp/Purge MotorThe clamp arm is a small belt transport that consists of a shaft supportedbetween flat metal arms which rotate around the same axis as a large beltdrive drum. The shaft has two belt idler pulleys on it and supports two moreon sprung assemblies. Two flat transport belts pass around the belt drivedrum and around the idlers of the shaft and sprung assemblies.

The clamp arm is raised and lowered by the action of a cam follower onone of the flat metal arms, riding in the track of the large twin track cam onthe side of the presenter. The twin track cam is driven through an idler gearby the clamp/purge motor.

During the stacking operation the clamp arm is in the up position, abovethe stacker wheel. Before a present or purge operation the arm is lowered togrip the stack of bills between its belts and the belts of the presentertransport. The sprung assemblies make sure that the clamp is able to adjustto different thicknesses of stacks of bills.

An infra-red sensor detects that the clamp is in the raised position andanother sensor operated by a flag disk on the purge gate shaft detects that theclamp is down and the purge gate is opened.




Purge Gate

The purge gate has the double function of stripping the notes from the stackerwheel and of supporting the stack of notes until it is gripped by the clamparm. When the purge gate is opened it permits rejected notes to be driven viathe purge transport to the purge bin.

The gate is opened by links to a cam follower riding in a track of the twintrack cam which also moves the clamp arm. The gate is opened when the stackis gripped by the lowered clamp arm to make ready for the present or purgeoperation. The position of the purge gate (open or closed) is detected by aninfra-red sensor operated by a flag disk on the end of the gate shaft. Becauseof the action of the twin track cam, when this sensor detects the purge gateopen it also indicates that the clamp arm is down.

Stack SensorA photo-transistor looks through the position of the transport where the notesare stripped off the stacker wheel at an LED attached to the purge gateassembly. The LED is raised into position when the purge gate is opened todetect the presence of the stack.

Main Timing DiskThe main timing disk pulley is driven by toothed belt from the main motor.Thirty-six holes around the periphery of the timing disk create the timingpulses from an opto-electronic sensor. The output of the sensor is used tomeasure the movement of the bills as far as the stacker wheel and as areference in the measurement of bill width. The interval between theinterrupts represents a distance travelled by the bill of approximately 2 mm.

Presenter Transport and MotorThe presenter transport takes the stack of bills to the shutter behind the exitslot in the facia of the ATM. A stepper motor drives the presenter belt drivedrum through an idler gear. A toothed gear on the presenter belt drive drumdrives the identical clamp belt drive drum at the same speed.

Both the drums have a five crown (barrel-shaped) profile to provide a selfcentring drive to five transport belts each.

12.6-31


DECEMBER 2002


The presenter belt drive drum drives the two upper purge belts againstwhich the bill stack is formed, and three belts that form the lower part of thepresenter transport. These three belts pass around a sprung toggle shaft atthe exit to the presenter. The clamp belt drive drum drives the two belts of theclamp arm and also the three upper presenter transport belts.

Various shafts carrying idler pulleys keep the belts in tension. The stack isheld between the upper and lower belts and is transported to the exit shutter.The toggle shaft at the exit compensates for different thicknesses of stack andpermits the stack to be pulled from the dispenser by the cardholder.

The shape of the presenter transport differs between front and rear accesstypes but both have a common drive arrangement. The exit section of bothtypes of transport pivots around a shaft so that it is self aligning with the faciaexit slot.

Arrangement of Presenter Transport Belts and SensorsThe following diagrams show the belt and transport sensor arrangements forthe 5670 ATM front and rear access presenters. The numbers allocated to thesensors appear in the control board signal names, in the state of healthmessages, and also in the lists of M_DATA in the NCR publication, B006-6273-A000 56xx/Personas Self-Service Financial Terminals Diagnostic Statuscode Notebook.

Front/Rear Access ATMsRefer to Transport Sensors diagram in the Internal Cables section for theconfiguration arrangements of the front and rear access ATMs.

56XX ATM Front Access Transport




56XX ATM Rear Access Transport

Presenter Timing DiskAn opto-electronic sensor controls the time that the presenter stepper motorhas to be powered to drive the transport and stop it with the bills projectingfrom the exit slot. The sensor beam is chopped by teeth on the presenter beltdrive drum to produce interrupts equivalent to 4 mm of travel of the stack.

Transport SensorsOn the way along the transport, the progress of the stack of bills is monitoredby infra-red sensors, and their related LEDs. In the 56XX Enhanced CurrencyDispenser the number of sensors is the same for front and rear access versions(see the diagrams in the section “Arrangement of Presenter Transport Beltsand Sensors”).

Exit SensorThe last sensor on the transport is the exit sensor which sees the stack in thepresent position and detects when it is taken by the cardholder.

12.6-33


DECEMBER 2002


Shutter Assembly (5670 ATM only)

A solenoid opens the exit shutter via linkage. The shutter solenoid controlcircuit is located on the dispenser control board. The open and closed positionsof the shutter are reported to the control board by an opto-electronic sensorthat has its beam interrupted by the solenoid linkage. A second solenoid (thesecurity solenoid) wired in parallel with the shutter solenoid, moves linkagewhich locks the shutter in the closed position.

Purge Bin Location ComponentsThe purge bin is held in the presenter so that it is accessible from the sameposition as the currency cassettes. It is supported by guide rails and is lockedin position by a latch. A microswitch attached to a keyplate on the presenter isoperated by the inserted purge bin to inform the electronics system that thebin is in place. The keyplate enters holes in the top front of a latchfast purgebin and pushes the truck door up into the top. The rear door of the latchfastpurge bin is secured by a sealable latch.




Purge Transport

The purge transport consists of two belts which bear against the purge drumbelts of the presenter transport. The lower belts pass around self centringpulleys on three shafts, one of which is shared with the purge gate. Refer tothe diagrams in the “Arrangement of Presenter Transport Belts and Sensors”section. Gearing connects the presenter transport with the purge transport.Plastic note guides direct the notes from the belts in between upper and lowerfoam roll shafts. A friction clutch arrangement makes sure that the foam rollshafts only drive when the presenter motor is reversed and the notes aredriven in the direction of the purge bin. The foam rollers complete the task ofpushing notes into the bin. A flexible plastic strip (the note flicker) projectsfrom the upper foam roller shaft to provide a flicking action to assist notes intothe purge bin. Brushes, one in the stack position and another just before thedoor of the purge bin, remove static from the notes.

Purge SensorsTwo infra-red sensors monitor the movement of the stack through the purgetransport. One is located at the start of the purge transport just after thepurge gate, and the other looks across the path of the notes as they enter thepurge bin. This second sensor detects a bin overfill condition.

Main Motor and Vacuum PumpThe main motor drives the stacker transport and all pick modules via toothedtiming belts. It also drives the vacuum pump to provide a vacuum to the pickline via 6 mm bore tubing. A vacuum reservoir is located near the pump toimprove the system vacuum, and an air filter in the tubing above the first pickmodule protects the pump from damage caused by ingress of grit particles.

The motor and pump assembly is located above the purge bin on allmodels.

Motor Control CircuitThe motor control circuits are located on the dispenser control board, attachedto the vertical transport of the presenter. These circuits include, the drivecircuits for the main motor, the presenter transport motor, and the clampmotor.

12.6-35


DECEMBER 2002


ELECTRICAL DESCRIPTIONThe components described in this section are those that achieve the control ofthe dispenser either by converting firmware commands into electrical signalsor by sensing an event in the dispenser and producing an equivalent electricalresponse. The components described are:

� currency dispenser control boards (enhanced and ASIC)� single pick interface board� double pick interface board� transport and timing sensors and LEDs� clamp up sensor� purge/clamp sensor� main timing disk sensor� presenter timing disk sensor� pick timing sensor� the linear variable displacement transducer (LVDT)� the note thickness sensor (NTS).

ENHANCED CURRENCY DISPENSER CONTROL BOARD




Two versions of the Currency Dispenser Control board exist for the 56XXEnhanced Currency Dispenser; the Enhanced and the ASIC. The ASIC board(an updated version of the Enhanced board) is used with the Note ThicknessSensor (NTS). The NTS does not work with the Enhanced Currency DispenserControl board.

The Currency Dispenser Control board is used in the currency dispenserto control the operation of the dispenser pick modules and presenter, and tomonitor the path of the currency bills through the dispenser. The controlboard is an intelligent board responsible for the collation of all sensorinformation, operation of the individual pick modules, presenter, ac andstepper motors, and communication of all commands and responses to theATM main processor.

NOTE: This section describes the Enhanced Currency Dispenser Controlboard. Refer to the “ASIC Currency Dispenser Control Board” section for afull description of the ASIC Dispenser Control board.

12.6-37


DECEMBER 2002


ENHANCED CONTROL BOARD FUNCTIONAL BLOCK DIAGRAMThe following diagram shows the main functional areas of the EnhancedCurrency Dispenser Control board.

VOLTAGE AND CURRENTThe Currency Dispenser Control board requires the following voltages andcurrents:

� +5 V 0.25 V @ 2.0 A (maximum)� +12 V 1.2 V @ 0.25 A (maximum)� +24 V 2.4 V @ 3.0 A (maximum).

COMPATIBILITYThe Currency Dispenser Control board is designed for operation in the 56XXEnhanced Currency Dispenser only. It is not compatible with the H-8010-56XX-08 or the H-8010-56XX-XX-08 (IE) currency dispensers.

DISPENSER SECURITY SWITCHSwitch SW1 on the control board (sheet 9 of the Enhanced CurrencyDispenser Control board schematic diagrams) is used to authorize running the

±±±




level 1 diagnostic tests: STACK, PRESENT, and DISPENSE. Refer to thesection “Level 1 Diagnostic Tests”.

SCHEMATIC DESCRIPTIONThe sheet numbers referred to in the following text apply to the schematicdiagrams of the dispenser control board in the “Enhanced Currency DispenserSchematic Diagrams” sections of this chapter.

The currency dispenser control board hardware is based on the Intel 8032microcontroller. Full specification of the microcontroller is contained in theIntel publication 8-BIT EMBEDDED CONTROLLER HANDBOOK 1991(ORDER # 270645).

Operation of the board is divided as follows:

� SDC (Command) Microcontroller - The SDC or Command Microcontrollercontrols all the SDC communications, diagnostics, and overall operationsof the currency dispenser.

� Execution Microcontroller - The Execution Microcontroller controls theoperation of the motors, sensors, LVDTs, NTS, pick units, and presenter.

The two microcontrollers communicate with each other via an 8-bitmemory referenced bus with four handshake lines.

SDC MICROCONTROLLERThe currency dispenser SDC microcontroller is the Intel 8032AH (enhancedboard sheet 2). This microcontroller has 256 bytes of internal data memory,four 8-bit I/O ports, three 16-bit timer/counters and an internal UART.

Port 0 ConfigurationThe SDC microcontroller has Port 0 configured as multiplexed low order dataand address bus lines for access to external program and data memory,memory addressed I/O devices, and the communications with the executionmicrocontroller.

Port 1 ConfigurationThe SDC microcontroller has Port 1 configured to operate the status indicatorLEDs, in common with all serial distributed control nodes (SDC).

The full Port 1 configuration is shown in the following table:

Port 2 ConfigurationThe microcontroller has Port 2 configured as the high order address byteduring access to external data/program memory and memory addressed I/Odevices.

Port Signal Function

P1.0 SDC_LED1 Status LED 1. High (1) = LED on.




P1.4 SDC_RCON- Reset output to Execution Microcontroller. 0 = reset.

P1.5 SDC_COMR- Comms reset to Execution Microcontroller. 0 = reset.

P1.6 Reserved

P1.7 TX_EN TX enable as SDC specification

12.6-39


DECEMBER 2002


Port 3 ConfigurationThe configuration of Port 3 is shown in the following table:

Peripheral Interface Adapter 1An 82C55 Peripheral Interface Adapter (PIA 1) is used to provide additionalcontrol I/O for the SDC microcontroller (enhanced board sheet 4). This PIA isavailable over the address range 1FF0 - 3H. The LSB addresses A0 and A1 areused to select the appropriate port of the PIA. Recommended addresses to useare as follows:

� 1FF0H - Port A (input or output according to comms direction.� 1FF1H - Port B (inputs)� 1FF2H - Port C (Bits 0-3 output, Bits 4-7 input)� 1FF3H - Command register.

On power up PIA 1 is set up with all ports as inputs (except Port C bits 0-3). This is achieved by writing 9AH to the Command Register 1FF3H.

The ports are assigned as follows:

NOTE: If a read is done to a PIA port set up as an OUTPUT, then the datapreviously written out to that port, will be read.


P3.0 SDC_RXD 8032 serial data receive input from SDC link.

P3.1 SDC_TXD 8032 serial data output to SDC link.

P3.2 MAINTD Main timing disk interrupt input.

P3.3 Reserved

P3.4 Reserved

P3.5 CON_COMR- Comms reset input from Execution micro.

P3.6 WR- External memory data write strobe.

P3.7 RD- External memory data read strobe.


A.0 COM0 Inter microprocessor communications bus Bit 0.








B.0 to B.7 Reserved

C.0 Reserved

C.1 HS_SDC Comms handshake output to execution processor.

C.2 DISABLE Pick disable line. 1 = disable pick units.

C.3 Reserved

C.4 Reserved

C.5 HS_CON Comms handshake input from execution processor.

C.6 Reserved

C.7 Reserved




ClockThe currency dispenser microcontroller has a 12 MHz crystal clock.

Configuration SwitchesEight DIL switches on the board (enhanced board sheet 3) are used forconfiguration and extended level 0 diagnostic testing. The switches arememory addressed and have a base address of 01FF8H. The switches areconfigured as an input.

The data byte is returned as follows:

Where,Switch closed = 1Switch open = 0

NOTE: The Switch Number column in the table shows the numbers on theswitchpack body.

Memory RequirementsThere are locations for a 64K EPROM and two 32K blocks of SRAM with allthe required address decoding (sheets 2 and 3).

With J15 (sheet 2) set to position 2-3 NORM, the SDC microcontroller,when addressing code space 0000-1FFFH, will access the 0000-1FFFH area ofthe EPROM. With J15 set to position 1-2 TEST, the SDC microcontroller,when addressing code space 0000-1FFFH, will access the 2000-3FFFH area ofthe EPROM.

Data Bit Switch Number Signal

0 1 CFG 1 (SW0)

1 2 CFG2 (SW1)

2 3 CFG 3 (SW2)

3 4 CFG 4 (SW3)

4 5 CFG 5 (SW4)

5 6 CFG 6 (SW5)

6 7 CFG 7 (SW6)

7 8 CFG 8 (SW7)

12.6-41


DECEMBER 2002


SDC Microprocessor Memory Map

SDC Memory Referenced I/O Map

Code Area Data Area

0FFFFH 0FFFFH

Downloaded Code

Variable Size

SRAM1

Maximum 56 KBytes

8000H

2000H 2000H

Memory Addressed I/O

512 Bytes

SRAM2 1E00H

8K EPROMUser Data Area

3.5 KBytes

200H

256 Bytes

iDCX Data

0000H

1FF8H Configuration Switches

1FF0H Output Data Latch

1FE8H A/D Converter




SDC Microprocessor FPLA Boolean EquationsAddress decoding for the SDC microcontroller is performed by a PLS173FPLA (sheet 3). The logic equations for the device are as follows:

Communications InterfaceData connection to the SDC serial bus is via the microcontroller’s serial portP3 and a 75176 differential bus transceiver (sheet 2).

The RESET_N and RESET_P SDC link signals are interfaced using asecond 75176 (sheet 2).

Inter-Processor CommunicationsThe communications bus to the execution microcontroller is available ataddress 1FF0H.

To read data from the execution microcontroller, read data address 1FF0H(when set as input port, by writing 9AH to command regiser1FF3H).

To send data to the execution microcontroller, write the data to address1FF0H (when set as output port, by writing 8AH to command regiser1FF3H).

The SDC microcontroller uses 1FF2H bit 1 HS_SDC to indicate data ready(write operation) and acknowledge (data read) to the executionmicrocontroller.

The SDC microcontroller uses Port 1.4 SDC_COMR- to reset the executionmicrocontroller communications interface.

CS_ROM- = BA15\.BA14\.BA13\.TEST

RAM2_RD- = BA15.(PSEN\ + RD\).TEST

RAM2_WR- = BA15.WR\.TEST

RAM1_RD- = BA15\.BA14.(PSEN\ + RD\).TEST +BA15\.BA14\.BA13.(PSEN\ + RD\).TEST +BA15\.BA14\.BA13\.BA12\.RD\.TEST +BA15\.BA14\.BA13\.BA11\.RD\.TEST +BA15\.BA14\.BA13\.BA10\.RD\.TEST +BA15\.BA14\.BA13\.BA9\.RD\.TEST

RAM1_WR- = BA15\.BA14.WR\.TEST +BA15\.BA14\.BA13.WR\.TEST +BA15\.BA14\.BA13\.BA12\.WR\.TEST +BA15\.BA14\.BA13\.BA11\.WR\.TEST +BA15\.BA14\.BA13\.BA10\.WR\.TEST +BA15\.BA14\.BA13\.BA9\.WR\.TEST

CFG_RD- = BA15\.BA14\.BA13\.BA12.BA11.BA10.BA9.BA5.BA4.BA3.RD\.TEST

SDC_I0- = BA15\.BA14\.BA13\.BA12.BA11.BA10. BA9.BA5.BA4.BA3\.TEST

READ- = RD/ + PSEN/.TEST

12.6-43


DECEMBER 2002


EXECUTION MICROCONTROLLERThe currency dispenser Execution Microcontroller is an Intel 8032AH (sheet7). This microcontroller has 256 bytes of internal data memory, four 8-bit I/Oports, three 16-bit timer/counters, and an internal UART.

Port 0 ConfigurationThe execution microcontroller has Port 0 configured as multiplexed low orderdata and address bus lines for access to external program and data memory,memory addressed I/O devices, and the communications with the SDCmicrocontroller.

Port 1 ConfigurationThe execution microcontroller has Port 1 configured to operate the statusindicator LEDs in common with all serial distributed control nodes.

The full port configuration is given in the following table:


Port 3 ConfigurationThe following table gives the Port 3 configuration:

NOTE: P3.2 and P3.3 are used as external interrupts.

ClockThe execution microcontroller runs with a 12 MHz crystal clock (sheet 7).


P1.0 CON_LED1 Status LED 1. High (1) = LED on.




P1.4 Reserved

P1.5 CON_COMR- Comms reset output to SDC microcontroller. 0 = reset.

P1.6 Reserved

P1.7 Reserved


P3.0 RXD 8032 serial data receive input from Intelligent I/F.

P3.1 TXD 8032 serial data output to intelligent I/F.

P3.2 MAINTD Main Timing Disk interrupt input.

P3.3 PRTDINT- Presenter Timing Disk input.

P3.4 MAINTD Main Timing Disk test input.

P3.5 SDC_COMR- Comms reset input from SDC microcontroller.

P3.6 CON_WR- External memory data write strobe.

P3.7 CON_RD- External memory data read strobe.




Configuration SwitchesEight DIL switches on the board (sheet 8) are used for configuration andextended level 0 diagnostics. The switches are memory addressed and have abase address anywhere in the range 8000 - 9FFFH. The switches areconfigured as an input.


Where:Switch closed = 1Switch open = 0


Memory RequirementsThere are locations for 64K of EPROM and 32K of SRAM (NVRAM) with allthe required address decoding (sheet 7).

Data memory has active addresses from 0000 - 1FFFH.


0 1 CON_CFG_1

1 2 CON_CFG_2

2 3 CON_CFG_3

3 4 CON_CFG_4

4 5 CON_CFG_5

5 6 CON_CFG_6

6 7 CON_CFG_7

7 8 CON_CFG_8

12.6-45


DECEMBER 2002


Execution Microprocessor Memory Map

Execution Processor Memory Referenced I/O Map

The memory area 0A000 - 0BFFFH is reserved for future development.

A/D ConverterAn analogue to digital converter processes (reads) the voltage level selected bythe input multiplexer (sheet 13). 24 voltage sources may be selected by thememory address output 4000H, bits 0-4 (RCODE0-4) (sheets 8 and 9).

The A/D converter performs a conversion within 7 s.

Peripheral Interface Adapter 2An 82C55 Peripheral Interface Adapter, PIA 2, (sheet 9, top) provides thecontrol outputs from the execution microcontroller. This PIA is available overthe address range 4000 - 5FFFH. The LSB addresses A0 and A1 are used toselect the appropriate port of the PIA.

Code Area Data Area

0FFFFH 0FFFFH

Unused

0C000H

Motor Control

(ASIC Control

Board only)

0A000H

Config Switches

8000H

Port Expander 3

6000H

Port Expander 2

4000H

A/D Converter

2000H

Data Area

0000H 0000H

2000 - 3FFFH A/D Converter

4000 - 5FFFH Peripheral Interface Adapter 2

6000 - 7FFFH Peripheral Interface Adapter 3

8000 - 9FFFH Configuration Switches

µ




Recommended addresses to use are as follows:

On power-up, PIA 2 is set up with all ports as outputs. This is achieved bywriting 80H to the Command Register 04003H. The data ports are then setimmediately to their Inactive or usual states, as follows:

� Write 0C0H to location 04000H� Write 0F3H to location 04001H� Write 088H to location 04002H.


4000H Port A (Output)

4001H Port B (Output)

4002H Port C (Output)

4003H Command Register


A.0 RCODE0 Analogue multiplexer code 0 (See “A/D Converter Operation”).

A.1 RCODE1 Analogue multiplexer code 1




A.5 LEDON Transport LEDs enable line. 1 = on.

A.6 HS_CON Comms handshake output to SDC microcontroller.

A.7 SPEED_RESET- Reset the stepper speed to low. (See “Stepper Motor Operation”).

B.0 EN_CLAMP- Clamp motor enable. 0 = on.

B.1 EN_PRES Presenter motor enable. 0 = on.

B.2 SPEED1 Motor speed line 1.


B.4 DIR1 Clamp/presenter motor direction. (See “Stepper Motor Operation”).

B.5 CLOCKEN- Motor sequencer enable. 0 = enable

B.6 MOTOR_RESET Disable stepper motor sequencer. 0 = disable.

B.7 NULL_STRAIN Strain gauge null

C.0 PS0 Pick module ID0.

C.1 PS1 Pick module ID1.

C.2 PICK_OUT Pick Enable. 1 = pick bill.

C.3 SHUTTER- Open shutter. 0 = open.

C.4 COIL- Intelligent module power enable. 1 = enable.

C.5 PBSEL- Intelligent module serial comms select.

0 = Purge bin selected for 8032 serial comms.

1 = Cassettes selected for 8032 serial comms.

C.6 SHUT_FWD- Reserved.

C.7 MOTORON- Main transport motor enable. 0 = enable

12.6-47


DECEMBER 2002


Inter-Processor CommunicationsThe communications bus to the SDC microcontroller is available at addresses6000 - 7FFFH.

To read data from the SDC microcontroller, read data address 6000H(when port set as input).

To send data to the SDC microcontroller, write the data to address 6000H(when port set as output).

The execution microcontroller uses address 2000H bit 6 HS_CON (PIA 2,Port A6) to indicate data ready (write operation) and acknowledge (data read)to the SDC microcontroller.

The execution microcontroller uses P1.5 CON_COMR- to reset the SDCmicrocontroller communications interface.

Peripheral Interface Adapter 3A second 82C55 Peripheral Interface Adapter, PIA 3 (sheet 9 bottom) is usedto provide additional input lines and communications with the SDCmicrocontroller. This PIA is available over the address range 6000 - 7FFFH.The LSB addresses A0 and A1 are used to select the appropriate port of thePIA.


On power-up PIA 3 is set up with all ports as inputs. This is done bywriting 9FH to the Command Register. 6003H.

The ports are configured as follows:

6000H Port A (Input or Output according to comms direction)

6001H Port B (Input)

6002H Port C (Input)



A.0 COM0 Inter-microprocessor communications bus Bit 0








B.0 BCAS_TEMP Cassette temperature. 0 = low temperature

B.1 BCAS_ID1- Cassette ID 1




B.5 BCAS_LOW- Cassette contents low. 0 = low.

B.6 BNULL_OK Strain gauge healthy.

B.7 Reserved

C.0 AD_COMP- A/D conversion complete. 0 = complete.

C.1 FLEX_AUTH- Flex disk authorization. 0 = authorized.

C.2 CONF1 Module configuration line 1.




A/D Converter OperationThe A/D conversion is started by writing 0FFH to address 2000H. (The datawritten is actually a don’t care). The conversion process takes 7 s. Atcompletion of the conversion the data can be read at address 2000H.

NOTE: When a new multiplexer selection is made, a minimum of 10 s isallowed before an A/D conversion is done.

Memory referenced output address 4000H, bits 4 to 0, are used to selectthe analogue signal to be processed by the analogue to digital converter. Thesebits are referred to as RCODE4-0 (sheets 9 and 13). RCODE4 = MSB,RCODE0 = LSB.

The selections are made by outputting the appropriate binary code onlines RCODE4-0 as follows:

NOTE: * Transport sensor signals 6, 7, and 8 are not used on the 56XXEnhanced Currency Dispenser.


C.4 Reserved

C.5 BPURGE_IN- Purge bin present sensor. 0 = present.

C.6 GULP Gulp feed sensor. 1 = gulp feed.

C.7 HS_SDC Comms handshake input from SDC processor.

DataMultiplexer Source

Function

00000B TSEN5 Transport sensor 5 (EXIT)

00001B TSEN4 Transport sensor 4


00011B TSEN6 Transport sensor 6 *



00110B PICK_SEN1 Pick sensor 1




01010B PRE_LVDT Pre-LVDT sensor

01011B TSEN1 Purge bin entry sensor

01100B PUR_OVER Purge bin overfill sensor

01101B TSEN2 Stack position sensor

01110B LVDT1 LVDT1 output voltage


10000B LOCK_LED+ Feedback from shutter pcb

10001B CLAMPUP Clamp up sensor

10010B CLAMPDN Clamp down sensor

10011B INTERLOCK Interlock voltage sensor

10100B SHUT_LOCK Shutter locked sensor

10101B SHUT_OPEN Shutter open sensor

10110B 80H_REF A/D converter self test value 80H



µ

µ

12.6-49


DECEMBER 2002


Processing Multiplexer InputsThe following list shows how the multiplexer inputs are processed.

TSEN1-8The reading obtained when the sensors are clear, is saved in memory. Thesensors are then monitored, and the new readings obtained are compared withthose stored in memory. If a note (or notes) blocks the sensor, the readingobtained will be reduced. The clear value, stored in memory, is regularlyupdated to account for small changes, perhaps due to dirt build-up or voltagefluctuations.

PICK1-4Processed in the same way as TSEN1-8.

PRE-LVDTProcessed in the same way as TSEN1-8.

PUR_OVERProcessed in the same way as TSEN1-8.

LVDT1-2The reading obtained relates to the deflection of the LVDT rollers.

INTERLOCKThe input is used to determine if the 24 V interlock is open or closed:

� Reading 80H indicates interlock closed, 24 V present� Reading 80H indicates interlock open, 24 V disabled.

SHUT_LOCKThe input is used to determine if the shutter is locked or not:

� Reading 40H indicates shutter locked� Reading 40H indicates shutter not locked.

SHUT_OPENThe input is used to determine if the shutter is open or not:

� Reading 40H indicates shutter open� Reading 40H indicates shutter not open.

CLAMPUPThe input is used to determine if the clamp is up or not:

� Reading 40H indicates clamp is in the up position� Reading 40H indicates clamp is not in the up position.

CLAMPDNThe input is used to determine if the clamp is down or not:

� Reading 40H indicates clamp is in the down position� Reading 40H indicates clamp is not in the down position.

>≤

>≤

>≤

>≤

>≤




XX_REFUsed during A/D converter self test.

LOCK_LED+Used to determine if 5670 shutter present:

� Reading 0D0H, when LED_ON active high, indicates that the 5670shutter is not present

� Reading 0D0H, when LED_ON active high, indicates 5670 shutter ispresent.

Operation of the Transport Sensor LEDsTo increase the life of the transport sensor LEDs, they are only turned onduring a dispenser operation. The signal LEDON (high) enables the LEDdrive transistors. The transport sensors are in a fully operational state 100 safter the LEDs turn on and become fully inoperative 100 s after beingdisabled.

Operation of TSEN5 (Exit Sensor) LED/PhotosensorTSEN5 is the transport sensor mounted immediately before the dispensersecurity shutter. The sensor can be affected by sunlight. To overcome thisproblem, the LED associated with TSEN5 is pulsed by high current signalT5LED to provide high intensity pulses of infra-red well above the ambientlevel coming from the sunlight. The pulsed signal is achieved by gating theoutput of a 555 timer with the signal LEDON (sheet 11).

The LED is pulsed as follows:� On period is 250 s +5% / -0%� Off period is 750 s +5% / -0%.

The photosensor circuit has a high pass filter to further negate ambientlight, and a peak detector to provide a steady TSEN5 signal (sheet 15).

Main Transport Timing DiskThe output of the main transport timing disk comparator (MAINTD) is passedthrough a divide-by-two circuit (sheet 11).

A/D Converter Self-TestThe integrity of the A/D converter may be tested during extended level 0diagnostics, as follows:

� Select 80H_REF, by writing 10110B to address 4000H. (This selects a volt-age of 2.33 V for conversion).

� Wait 10 s� Write 0FFH to address 2000H to start A/D conversion.� Wait 7 s.� Read conversion data at address 2000H. A valid value lies in the range

78H to 88H.� Select 00H by writing 10111B to address 4000H. (This selects a voltage of

0 V for conversion).� Wait 10 s. � Write 0FFH to address 2000H to start A/D conversion.� Wait 7 s.� Read conversion data at address 2000H. A valid value lies in the range

00H to 03H.

>

≤

µµ

µµ

µ

µ

µ

µ

12.6-51


DECEMBER 2002


Stepper Motor OperationControl is provided for two stepper motors; the Presenter motor and theClamp motor.

Only one motor can be operated at one time.

SpeedThe control lines SPEED1 (address 4001H, bit 2) and SPEED2 (address4001H, bit3), select the running speed of the motor stepper oscillator as shownin the following table. Refer to sheets 9 and 18 of your Enhanced CurrencyDispenser Control board schematics:

The 500 step/sec speed is used to start the motors running. When a speedchange is selected, the motors change speed at a rate of 7.5 steps/ms 5%.

Interlocked +24 Vdc SupplyThe +24 V supply for both stepper motors comes on to the control board atconnector J1 (sheet 1). This supply is switched through the relay on the safetyinterlock pcb (refer to Chapter 3.7 for a description of the safety interlock pcb).The supply is taken to pin 4 (VS) of each of the four L298N power drivers; twofor the clamp motor and two for the presenter motor (sheet 20).

The diodes D1 to D8 for the presenter motor, and D9 to D16 for the clampmotor provide protection from spikes coming back on to the board from themotors.

Presenter MotorThe following procedure starts the presenter motor:1. Set memory address 4001H to the motor idle state:

If SPEED1 and SPEED 2 are set to select a speed other than 500steps/sec it takes up to 175 ms for the speed to reduce to 500 steps/sec.

If SPEED_RESET- is set low for 5 ms, the motor speed resets to lowspeed

2. Set EN_PRES- low, wait 1 ms3. Set MOTOR_RESET- low, wait 1ms4. Set CLOCKEN- low.

SPEED2 SPEED1Oscillator Speed

(step/sec)

0 0 500

0 1 1450 Not used

1 0 1800 Presenter only

1 1 2000 Clamp only

SPEED_RESET- High

EN_CLAMP- High

EN_PRES- High

SPEED1 Low

SPEED2 Low

CLOCKEN- High

MOTOR_RESET- High

DIR1 Don’t Care

±




The presenter motor now commences running at 500 steps/sec in thedirection set by the DIR1 line:� DIR1 set low = Present direction� DIR1 set high = Purge direction.

SPEED1 and SPEED2 can select a higher motor speed.To stop the presenter motor from any speed, the following steps are taken:

1. Set EN_PRES- high, wait 1 ms2. Set MOTOR_RESET- low, wait 1 ms3. Set CLOCKEN- high.

Optionally SPEED_RESET- may be set low for 5 ms (then restored high) ifoperation of the clamp motor, or reverse direction of the presenter motor isrequired immediately.

Clamp MotorThe following procedure starts the clamp motor:

1. Set memory address 4001H to the motor idle state:

If SPEED1 and SPEED 2 are set to select a speed other than 500steps/sec it takes up to 250 ms for the speed to reduce to 500 steps/sec

2. Set EN_CLAMP- low, wait 1 ms3. Set MOTOR_RESET- high, wait 1ms4. Set CLOCKEN- low.

The clamp motor now commences running at 500 steps/sec in thedirection set by the DIR1 line:� DIR1 set low = Set clamp down� DIR1 set high = Set clamp up.

SPEED1 and SPEED2 can select a higher motor speed.To stop the clamp motor from any speed, the following steps are taken:

1. Set EN_CLAMP- high, wait 1 ms2. Set MOTOR_RESET- low, wait 1 ms3. Set CLOCKEN- high.

Stepper Motor CharacteristicsThe presenter and Clamp motors operate in Full Step Bipolar Drive mode. Achopper circuit in the drivers to both motors limits the current in theirwindings as follows:

� Presenter motor - 2.8 A 10%� Clamp motor - 2.2 A 10%.

The chopper frequency is set to 30 kHz 10%.

SPEED_RESET- High

EN_CLAMP- High

EN_PRES- High

SPEED1 Low

SPEED2 Low

CLOCKEN- High

MOTOR_RESET- Low

DIR1 Don’t Care

±±

±

12.6-53


DECEMBER 2002


0.5R current sense resistors in the ground returns of the stepper motorwindings derive a voltage which is compared to a reference level by a voltagecomparator.

In a bipolar drive, the current in each of the two phases of the motor isreversed every second step, and the two phases are driven with a 90o phasedifference.

The following figure shows current waveforms in the stepper motorwindings:

NOTE: The current levels flowing through the stepper motor windings makeit necessary to construct the Currency Dispenser Control board with aseparate power ground plane. This connects to the logic ground plane atthe power connector.

Main MotorThe MOTORON- signal, generated at Port C of the 82C55A PIA 2 on thedispenser control board, is powered by +5 V and passed via connector J13 tothe main motor SSR (sheets 8 and 9).

Pick Module Present IdentificationThe following steps find out how many non-intelligent (standard) pickmodules are connected to the currency dispenser:

� Select currency cassettes for serial comms. PBSEL- set high.� Set pick module identity code PS0 and PS1 (sheets 9 and 8).� Read execution microcontroller port P3.0.

� Data high = module present� Data low = module is not present.




Security Shutter OperationThe 56XX Enhanced Currency Dispenser (when fitted in a 5670 ATM) has thesolenoid operated security shutter fitted to the front of the module (at thecurrency exit). Two solenoids operate to unlock and open the shutter. Thesecurity solenoid lifts a locking bar to permit the shutter solenoid to open theshutter.

When SHUTTER- is set low, the solenoids are driven by a circuit thatprovides a steady 24 V for 250 ms (which allows the shutter to open fully). Thecircuit then provides a square wave pulse at 100 Hz (to prevent the solenoidsoverheating) for the remainder of the time that they are kept energized by lineSHUTTER- being kept low (sheets 18 and 21). The shutter open and closedsensors are on a pcb fitted beside the shutter solenoid.

The 5674/75 and 5684/85/88 ATMs have the security shutter for thecurrency dispenser (and the associated shutter open and close sensors)fastened to the ATM facia. This shutter is operated by a motor driven by aseparate driver board, which is controlled by the currency dispenser via theSDC power interface. In this case, the line SHUTTER-, when set low, turns onthe motor. The 56XX Enhanced Currency Dispenser when used in these ATMshave the exit shutter removed from the presenter and the control harness tiedback

The optical open and closed sensors, for both types of installation are readin the same manner:

� SHUT_LOCK A/D reading > 40H = shutter in locked position� SHUT_OPEN A/D reading < 40H = shutter in open position.

Details of memory addresses for the above sensors are given in the section“A/D Converter Operation”.

Hardware Reset ControlTwo reset control lines enter the control board via the RDI interface. Theseare:

� RDIRES1-. When this line is set low it holds the SDC microcontroller(only) in reset (sheet 4)

� RDIRES2-. When this line is set low it holds the execution microcontroller(only) in reset (sheet 4).

Additional active low reset control lines will reset both microcontrollersand all PIAs as follows:

� POWER_RESET. This line is generated from the MAXIM691 battery con-troller IC and is set low when the +5 V supply on-board falls below 4.7 V(sheet 3)

� RESET_IN-. This line is set low by a control signal from the SDC interface(sheet 2)

� SDC_RCON-. This line is set low by the SDC microcontroller (see the sec-tion “Port 1 Configuration”) to reset the execution microcontroller and itsassociated PIA devices (sheet 2).

12.6-55


DECEMBER 2002


CONNECTOR ASSIGNMENTThis section shows pinout diagrams of the connectors on the CurrencyDispenser Control board (enhanced and ASIC type).

Power Interface Connector J1The power interface connector is type 009-006468. Signals are provided on itto control a facia mounted motorized shutter interface board.

These shutter signals are as follows:

� SHUT_OPEN (High = shutter open)� SHUT_LOCK (High = shutter locked)� SHUT_ON- (Low = shutter motor on)� SHUT_FWD- (Reserved).

SDC Interface Connector J2The SDC interface connector J2 is a type 009-007180.

Transport LEDs Connector J3Connector J3 carries the drive for the currency dispenser transport sensorLEDs. The connector is type 009-0006843.

+ 5 V 9 1 Ground

+12 V 10 2 Ground

-12 V 11 3 SHUT_FWD-

+24 V 12 4 Ground

Ground 13 5 SHUT_LOCK

SHUT_ON- 14 6 Ground

Ground 15 7 SHUT_OPEN

+24V_I/L 16 8 POWER_GND

N/C 1 2 N/C

DATA_P 3 4 DATA_N

N/C 5 6 RESET_N

N/C 7 8 Ground

SIG_REF 9 10 N/C

T5LED 1 2 T5LED+

T4LED 3 4 T4LED+

T3LED 5 6 T3LED+

T6LED 7 8 T6LED+

T7LED 9 10 T7LED+

T8LED 11 12 T8LED+

PUROF_LED 13 14 PUROF_LED+

T1LED 15 16 T1LED+

PLVDT_LED 17 18 PLVDT_LED+

T2LED 19 20 T2LED+

N/C 21 22 N/C

PURGE_IN 23 24 Ground




Optotransmissive Switches Connector J4Connector J4 provides the interface to the optotransmissive switches. Theconnector is type 009-0006468.

Pick Modules Connector J5The currency dispenser Pick Modules communicate with the control board viaconnector J5. This is a type 009-0007186 connector.

MAIN_LED 1 2 +5 V

+5 V_FTD 3 4 MAINTD

CLUP_LED 5 6 +5 V

+5V_FTD 7 8 CLAMPUP

PRESTD_LED 9 10 +5V

+5V_FTD 11 12 PRTDINT

CLDOWN_LED 13 14 +5 V

+5V_FTD 15 16 CLAMPDN

CAS_ID1- 1 2 Ground

CAS_ID2- 3 4 Ground

CAS_ID3- 5 6 Ground

CAS_ID4- 7 8 Ground

CAS_TEMP- 9 10 Ground

CASLOW- 11 12 Ground

GULP- 13 14 LEDON

Ground 15 16 Ground

S0 17 18 S1

DISABLE- 19 20 COILEN-

PICK 21 22 PSEN1

PSEN2 23 24 PSEN3

PSEN4 25 26 PICK_TXD

PICK_RXD 27 28 Ground

Ground 29 30 +12 V

+5 V 31 32 +5 V

Ground 33 34 Ground

Ground 35 36 Ground

+24 V 37 38 +24 V

+24 V 39 40 +24 V

12.6-57


DECEMBER 2002


Transport Sensors Connector J6Connector J6 (type 009-0006843) connects the currency dispenser transportsensors to the control board.

LVDT1 Connector J7Connector J7 (type 008-200090) connects to LVDT1.

Note Thickness Sensor (NTS) Connector J8Connector J8 provides an interface to the NTS module RD251. The connectoris type 009-0007180.


TSEN5_E 1 2 TSEN5_E+

TSEN4 3 4 TSEN4+

TSEN3 5 6 TSEN3+

TSEN6 7 8 TSEN6+

TSEN7 9 10 TSEN7+

TSEN8 11 12 TSEN8+

PUR_OVER 13 14 PUR_OVER+

TSEN1 15 16 TSEN1+

PRE_LVDT 17 18 PRE_LVDT+

TSEN2 19 20 TSEN2+

CONFIG1 21 22 Ground


1 OSC1

2 Ground

3 N/C

4 LVDT1_IN

5 OSC1-

+5 V 1 2 Ground

STRAIN1 3 4 Ground

STRAIN2 5 6 Ground

STRAIN_REF 7 8 Ground

NULL_STRAIN 9 10 NULL_OK

1 OSC2

2 Ground

3 N/C

4 LVDT2_IN

5 OSC2-




Intelligent Purge Bin Connector J10Connector J12 (type 009-0007180) is provided for connection to the intelligentpurge bin (a future development).

Security Shutter Solenoid Connector J11 (5670 ATM only)Connection to the on-board shutter solenoid is via connector J10, a type 009-0006461.

Security Shutter Interface Connector J12Connector J11 (type 009-0006840) gives an interface to the security shutterposition sensors.

Motors Connector J13The motors in the currency dispenser are connected to the control board viaconnector J13 (type 009-0006466).

+24 V 1 2 +24 V

Ground 3 4 Ground

+5 V 5 6 Ground

PB_TXD 7 8 PB_RXD

Ground 9 10 COILEN-

1 +24V_I/L_F

2 SHUT_SOL-

OPEN_LED 1 2 +5V_FSH

SHUT_OPEN 3 4 Ground

LOCK_LED 5 6 +5V_FSH

SHUT_LOCK 7 8 Ground

RES_B+ 7 1 PRES_A+

PRES_D 8 2 PRES_C+

CLAMP_B+ 9 3 CLAMP_A+

CLAMP_D+ 10 4 CLAMP_C+

N/C 11 5 +5 V

MOTOR_ON- 12 6 Ground

12.6-59


DECEMBER 2002


RDI Interface Connector J14The RDI test interface for the control board is on connector J14 (type 007-2011527).

SDC Microcontroller EPROM Code Selector Connector J15Connector J15 (type 007-2011503) enables two blocks of code data to beselected for execution by the SDC Microcontroller.

LVDT Test Jumper J16This 3 pin jumper connector is used in calibration of the older version LVDT(see “LVDT Adjustment”).

NOTE: This jumper is not used when an LVDT Ferrite/Sensing PCB CoilsVersion is fitted.

+5 V 1 2 RDIRES

SW0 2 4 N/C

SW1 5 6 SDC_LED0

SW2 7 8 SDC_LED1

SW3 9 10 N/C

SW4 11 12 SDC_LED2

SW5 13 14 SDC_LED3

SW6 15 16 N/C

SW7 17 18 N/C

Ground 19 20 Ground

1 TEST

2

3 NORM




ASIC DISPENSER CONTROL BOARD

The Currency Dispenser Control board is used in the currency dispenser tocontrol the operation of the dispenser pick modules and presenter, and tomonitor the path of the currency bills through the dispenser.

The control board is an intelligent board responsible for the collation of allsensor information, operation of the individual pick modules, presenter, ac andstepper motors, and communication of all commands and responses to theATM main processor.Two versions of the Currency Dispenser Control board exist; enhanced andASIC. The ASIC board is designed to be used with the new NTS.

NOTE: This section describes the ASIC Currency Dispenser Control board.Refer to the previous section, “Enhanced Currency Dispenser ControlBoard” for a full description of the Enhanced Currency Dispenser Controlboard.

12.6-61


DECEMBER 2002


ASIC CONTROL BOARD FUNCTIONAL BLOCK DIAGRAMThe following diagram shows the main functional areas of the ASIC CurrencyDispenser Control board.

VOLTAGE AND CURRENTThe Currency Dispenser Control board requires the following voltages andcurrents:

� +5 V 0.25 V @ 2.0 A (maximum)� +12 V 1.2 V @ 0.25 A (maximum)� +24 V 2.4 V @ 3.0 A (maximum).

COMPATIBILITYThe Currency Dispenser Control board (ASIC) is designed for operation in the56XX Enhanced Currency Dispenser. It is not compatible with the H-8010-56XX-08 or the H-8010-56XX-XX-08 (IE) currency dispensers.

±±±




DISPENSER SECURITY SWITCHSwitch SW1 on the control board (sheet 9 of the ASIC Currency Dispenserschematic diagrams) is used to authorize running the level 1 diagnostic tests:STACK, PRESENT, and DISPENSE. Refer to the section “Level 1 DiagnosticTests”.

SCHEMATIC DESCRIPTIONThe sheet numbers referred to in the following text apply to the schematicdiagrams of the dispenser control board in the “ASIC Currency DispenserControl Board Schematic Diagrams” section of this chapter.

The currency dispenser control board hardware is based on the Intel 8032microcontroller and the NCR DANCE and DISCO ASICs. Full specification ofthe microcontroller is contained in the Intel publication 8-BIT EMBEDDEDCONTROLLER HANDBOOK 1991 (ORDER # 270645). Full specifications ofthe DANCE and DISCO ASICs are available in the NCR hardwarespecifications 445-0614464 and 445-0612440 respectively.

The operation of the board is divided between the DISCO and the 8032microcontrollers, as follows:

� ASIC - The DISCO ASIC handles all the SDC communications, diagnos-tics and overall operations of the currency dispenser

� 8032 (execution microcontroller) - The Intel 8032 is the execution micro-controller, it controls the operation of the motors, sensors, LVDTs (orStrain Gauges on the NTS), pick unit(s) and presenter in conjunction withthe DANCE ASIC.

The DISCO and the 8032/DANCE communicate with each other via an 8-bit memory referenced bus with four handshake lines.

DISCO MICROCONTROLLERThe DISCO microcontroller consists of (and performs the functions of) the8032 microcontroller and interface logic as used on the discrete (enhanced)version of the Currency dispenser Control board. The DISCO microcontrollerhas 256 bytes of internal data memory, four 8-bit I/O ports, three 16-bit timer/counters and an internal UART.

Port 0 ConfigurationThe internal DISCO microcontroller has Port 0 configured as multiplexed loworder data and address bus lines for access to external program and datamemory, memory addressed I/O devices, and the communications with the8032 execution microcontroller.

These address lines are SDCAO through to SDCA7.

12.6-63


DECEMBER 2002


Port 1 ConfigurationThe DISCO microcontroller has Port 1 configured to operate the statusindicator LEDs, in common with all Serial Distributed Control nodes (SDC).

The full Port 1 configuration is shown in the following table:

NOTE: Signals P1.0, P1.1, P1.2, P1.3, P1.4, P1.5 and P1.7 are invertedbefore exiting the DISCO ASIC by means of internal logic and drivers.

Port 2 ConfigurationThe DISCO microcontroller has Port 2 configured as the high order addressbyte during access to external data/program memory and memory addressedI/O devices.

Port 3 ConfigurationThe configuration of Port 3 is shown in the following table:

Memory Referenced I/OThe DISCO microcontroller has 8 bit input and output ports available ataddresses 1FF0H to 1FF3H as shown in the following table:






P1.4 RESET_CON- Reset output to Execution Microcontroller. 0 = reset.

P1.5 SDC_COMR- Comms reset to Execution Microcontroller. 0 = reset.

P1.6 Reserved

P1.7 TX_EN- TX enable as SDC specification


P3.0 SDC_RXD 8032 serial data receive input from SDC link.

P3.1 SDC_TXD 8032 serial data output to SDC link.

P3.2 Reserved

P3.3 Reserved

P3.4 Reserved

P3.5 CON_COMR- Comms reset input from execution microcontroller.

P3.6 SDC_WR- External memory data write strobe.

P3.7 SDC_RD- External memory data read strobe.

1FF0H Port A (input or output according to direction of communications).

1FF2H Port C (bits 0 to 3 output, bits 4 to 7 input).

1FF3H Control register for communications direction.





ClockThe DISCO ASIC microcontroller has a 12 MHz crystal clock.

Configuration SwitchesEight DIL switches (SW0 to SW7) on the board (sheet 3) are used forconfiguration and extended level 0 diagnostic testing. The switches arememory addressed and have a base address of 01FF8H. The switch logic levelsare inverted internally to the DISCO ASIC.












C.0 Reserved

C.1 HS_SDC Comms handshake output to execution processor.

C.2 DISABLE Pick disable line (1 = disable pick units).

C.3 Reserved

C.4 Reserved

C.5 HS_CON Comms handshake input from execution processor.

C.6 Reserved

C.7 Reserved

Data Bit Switch Number Signal (internal to DISCO)

0 1 SW 1-

1 2 SW 2-

2 3 SW 3-

3 4 SW 4-

4 5 SW 5-

5 6 SW 6-

6 7 SW 7-

7 8 SW 8-

External to DISCO (SW1 to SW8); switch closed = 0, switch open = 1. Internal to DISCO (SW1- to SW8-); switch closed = 1, switch open = 0.

12.6-65


DECEMBER 2002


Memory RequirementsThere are locations for two blocks of 8K of EPROM and 64K of SRAM with allthe required address decoding.

With J15 (sheet 2) set to position 2-3 NORM, the SDC microcontroller,when addressing code space 0000-1FFFH, will access the 0000-1FFFH area ofthe EPROM.

With J15 set to position 1-2 TEST, the SDC microcontroller, whenaddressing code space 0000-1FFFH, will access the 2000-3FFFH area of theEPROM.

Communications InterfaceData connection to the SDC serial bus is via the microcontrollers serial portP3 and a 75176 differential bus transceiver (sheet 2).

The RESET_N and RESET_P SDC link signals are interfaced using asecond 75176 (sheet 2).

Inter-Processor CommunicationsThe communications bus to the execution microcontroller is available ataddress 1FF0H.

To read data from the execution microcontroller, read data address 1FF0H(when set as input port, by writing 9AH to control regiser1FF3H).

To send data to the execution microcontroller, write the data to address1FF0H (when set as output port, by writing 8AH to control regiser1FF3H).

The DISCO microcontroller uses 1FF2H bit 1 HS_SDC to indicate dataready (write operation) and acknowledge (data read) to the executionmicrocontroller.

The DISCO microcontroller uses Port 1.4 SDC_COMR- to reset theexecution microcontroller communications interface.




8032 (EXECUTION) MICROCONTROLLERThe currency dispenser Execution Microcontroller is an Intel 8032AH (sheet8). This microcontroller has 256 bytes of internal data memory, four 8-bit I/Oports, three 16-bit timer/counters, and an internal UART.

Port 0 ConfigurationThe execution microcontroller has Port 0 configured as multiplexed low orderdata and address bus lines for access to external program and data memory,memory addressed I/O devices, and the communications with the SDCmicrocontroller.

Port 1 ConfigurationThe execution microcontroller has Port 1 configured to operate the statusindicator LEDs in common with all serial distributed control nodes.

The full port 1 configuration is given in the following table:


Port 3 ConfigurationThe following table gives the Port 3 configuration:

NOTE: P3.2 and P3.3 are used as external interrupts.

ClockThe 8032 execution microcontroller runs with a 12 MHz crystal clock (sheet 8).






P1.4 STRAIN_SEL- Low (0) strain gauge sensors present.High (1) LVDT sensors present.

P1.5 CON_COMR- Comms reset output to SDC microcontroller (0 = reset).

P1.6 Reserved

P1.7 Reserved


P3.0 RXD 8032 serial data receive input from Intelligent I/F.

P3.1 TXD 8032 serial data output to intelligent I/F.

P3.2 MAINTD Main Timing Disk interrupt input.

P3.3 PRTDINT- Presenter Timing Disk input.

P3.4 MAINTD Main Timing Disk Test input.

P3.5 SDC_COMR- Comms reset input from SDC microcontroller.

P3.6 CON_WR- External memory data write strobe.

P3.7 CON_RD- External memory data read strobe.

12.6-67


DECEMBER 2002


DANCE ASIC MICROCONTROLLERThe DANCE ASIC provides all the memory addressed I/O functions for the8032 execution microcontroller; it also provides the necessary address decodefunctions for the memory addressed I/O and the external memory functions.

The DANCE ASIC is connected directly to the 8032 executionmicrocontroller address and data busses.

Configuration SwitchesEight DIL switches (SWEM 0 to 7) on the board (sheet 9) are used forconfiguration and extended level 0 diagnostics. The switches are memoryaddressed and have a base address anywhere in the range 8000 - 9FFFH. Theswitches are configured as an input.


Where:Switch closed = 1Switch open = 0


Memory RequirementsThere are locations for up to 64K of EPROM and 8K of SRAM (NVRAM) withall the required address decoding performed by the DANCE ASIC (sheet 20).

Data memory has active addresses from 0000 - 1FFFH.


The memory area 0A021 - 0BFFFH is reserved for future development.

A/D ConverterAn analogue to digital converter processes (reads) the voltage level selected bythe input multiplexer. 24 voltage sources may be selected by the memoryaddress output 4000H, bits 0-4 (RCODE0-4).

The A/D converter performs a conversion within 7 s.


0 1 SWEM1

1 2 SWEM2

2 3 SWEM3

3 4 SWEM4

4 5 SWEM5

5 6 SWEM6

6 7 SWEM7

7 8 SWEM8

A/D Converter 2000 - 3FFFH

Peripheral Interface Adapter 2 4000 - 5FFFH

Peripheral Interface Adapter 3 6000 - 7FFFH

Configuration Switches 8000 - 9FFFH

Stepper Motor Control 0A000 - 0A020H

Additional SRAM space 0B000 - 0FFFFH

µ




Peripheral Interface Adapter 2A Peripheral Interface Adapter, PIA 2 provides the control outputs from theexecution microcontroller. This PIA is available over the address range 4000 to5FFFH. The LSB addresses A0 and A1 are used to select the appropriate portof the PIA.


On power-up, the data ports are set immediately to their Inactive or usualstates, as follows:

� Write 0C0H to location 04000H� Write 0F3H to location 04001H� Write 088H to location 04002H.


4000H Port A (Output)

4001H Port B (Output)

4002H Port C (Output)



A.0 RCODE0 Analogue multiplexer code 0 (See “A/D Converter Operation”).





A.5 TLED Transport LEDs enable line. 1 = on.

A.6 HS_CON Comms handshake output to SDC microcontroller.

A.7 SPEED_RESETb Reset the stepper speed to low. (See “Stepper Motor Operation”).

B.0 EN_CLAMPb Clamp motor enable (0 = on).

B.1 EN_PRESb Presenter motor enable (0 = on).



B.4 DIR1 Clamp/presenter motor direction. (See “Stepper Motor Operation”).

B.5 CLOCKENb Motor sequencer enable. 0 = enable

B.6 MOTOR_RESETb Disable stepper motor sequencer. 0 = disable.

B.7 NULL_STRAINb Strain gauge null

C.0 S0 Pick module ID0.

C.1 S1 Pick module ID1.

C.2 PICK Pick Enable. 1 = pick bill.

C.3 SHUT_ONb Open shutter. 0 = open.

C.4 COILb Intelligent module power enable. 1 = enable.

C.5 PBSELb Intelligent module serial comms select.0 = Purge bin selected for 8032 serial comms.1 = Cassettes selected for 8032 serial comms.

C.6 SHUT_FWb- Reserved.

C.7 MOTOR_ONb Main transport motor enable. 0 = enable

NOTE: Signals RCODE0 to RCODE4 are internal to the DANCE ASIC.

12.6-69


DECEMBER 2002


Inter-Processor CommunicationsThe communications bus to the SDC microcontroller is available at addresses6000 - 7FFFH.

To read data from the SDC microcontroller, read data address 6000H(when port set as input).

To send data to the SDC microcontroller, write the data to address 6000H(when port set as output).

The execution microcontroller uses address 2000H bit 6 HS_CON (PIA 2,Port A6) to indicate data ready (write operation) and acknowledge (data read)to the SDC microcontroller.

The execution microcontroller uses P1.5 CON_COMR- to reset the SDCmicrocontroller communications interface.

Peripheral Interface Adapter 3A second Peripheral Interface Adapter in the DANCE ASIC is used to provideadditional input lines and communications with the SDC microcontroller. ThisPIA is available over the address range 6000 - 7FFFH. The LSB addresses A0and A1 are used to select the appropriate port of the PIA.


On power-up PIA 3 is set up with all ports as inputs. This is done bywriting 9FH to the Command Register 6003H.

The ports are configured as follows:

6000H Port A (Input or Output according to comms direction).

6001H Port B (Input).

6002H Port C (Input).

6003H Control register for Port A comms. direction.










B.0 CAS_TEMP Cassette temperature. 0 = low temperature

B.1 CAS_ID1b Cassette ID 1



B.4 CAS_ID4b Cassette ID 4 (present 0. = present)

B.5 CAS_LOWb Cassette contents low. 0 = low.

B.6 NULL_OK Strain gauge healthy.

B.7 Reserved Read as high (1).

C.0 AD_COMPb A/D conversion complete. 0 = complete.

C.1 FLEX_AUTHb Flex disk authorization. 0 = authorized.






A/D Converter OperationThe A/D conversion is started by writing 0FFH to address 2000H. (The datawritten is a don’t care). The conversion process takes 7 s. At completion ofthe conversion the data can be read at address 2000H.

NOTE: When a new multiplexer selection is made, a minimum of 10 s mustpass before an A/D conversion can be proceed.

Memory referenced output address 4000H, bits 4 to 0, are used to selectthe analogue signal to be processed by the analogue to digital converter. Thesebits are referred to as RCODE4-0.

NOTE: RCODE4 = MSB, RCODE0 = LSB.

The selections are made by outputting the appropriate binary code onlines RCODE4-0 as follows:

C.4 SPIN_P2C4 Reserved

C.5 PURGE_INb Purge bin present sensor. 0 = present.

C.6 GULP Gulp feed sensor. 1 = gulp feed.

C.7 HS_SDC Comms handshake input from SDC processor.

DataMultiplexer Source

Function

00000B TSEN5 Transport sensor 5 (EXIT)










01010B PRE_LVDT Pre-LVDT sensor

01011B TSEN1 Purge bin entry sensor

01100B PUR_OVER Purge bin overfill sensor

01101B TSEN2 Stack position sensor



10000B LOCK_LED+ Feedback from shutter pcb

10001B CLAMPUP Clamp up sensor

10010B CLAMPDN Clamp down sensor

10011B INTERLOCK Interlock voltage sensor

10100B SHUT_LOCK Shutter locked sensor

10101B SHUT_OPEN Shutter open sensor




µ

µ

12.6-71


DECEMBER 2002


Processing Multiplexer InputsThe following list shows how the multiplexer inputs are processed.

TSEN1-8The reading obtained when the sensors are clear, is saved in memory. Thesensors are then monitored, and the new readings obtained are compared withthose stored in memory. If a note (or notes) blocks the sensor, the readingobtained is reduced. The clear value, stored in memory, is regularly updated toaccount for small changes, perhaps due to dirt build-up or voltagefluctuations.

PICK1-4Processed in the same way as TSEN1-8.

PRE-LVDTProcessed in the same way as TSEN1-8.

PUR_OVERProcessed in the same way as TSEN1-8.

LVDT1-2The reading obtained relates to the deflection of the LVDT rollers.

INTERLOCKThe input is used to determine if the 24 V interlock is open or closed:

� Reading 80H indicates interlock closed, 24 V present� Reading 80H indicates interlock open, 24 V disabled

SHUT_LOCKThe input is used to determine if the shutter is locked or not:

� Reading 40H indicates shutter locked� Reading 40H indicates shutter not locked

SHUT_OPENThe input is used to determine if the shutter is open or not:

� Reading 40H indicates shutter open� Reading 40H indicates shutter not open.

CLAMP_UPThe input is used to determine if the clamp is up or not:

� Reading 40H indicates clamp is in the up position� Reading 40H indicates clamp is not in the up position

CLAMP_DNThe input is used to determine if the clamp is down or not:

� Reading 40H indicates clamp is in the down position� Reading 40H indicates clamp is not in the down position.

>≤

>≤

>≤

>≤

>≤




XX_REFUsed during A/D converter self test.

LOCK_LEDUsed to determine if 5670 shutter present:

� Reading 0D0H, when LED_ON active high, indicates that the 5670shutter is not present

� Reading 0D0H, when LED_ON active high, indicates 5670 shutter ispresent.

Operation of the Transport Sensor LEDsTo increase the life of the transport sensor LEDs, they are only turned onduring a dispenser operation. The signal LEDON (high) enables the LEDdrive transistors. The transport sensors are in a fully operational state 100 safter the LEDs turn on and become fully inoperative 100 s after beingdisabled.

Operation of TSEN5 (Exit Sensor) LED/PhotosensorTSEN5 is the transport sensor. It is mounted immediately after the dispensersecurity shutter. The sensor can be affected by sunlight. To overcome thisproblem, the LED associated with TSEN5 is pulsed by high current signalT5LED to provide high intensity pulses of infra-red well above the ambientlevel coming from the sunlight. The pulsed signal is achieved by gating theoutput of a 555 timer with the signal LEDON.

The LED is pulsed as follows:� On period is 250 s +5% / -0%� Off period is 750 s +5% / -0%.

The photosensor circuit has a high pass filter to further negate ambientlight, and a peak detector to provide a steady TSEN5 signal (sheet 14).

Main Transport Timing DiskThe output of the main transport timing disk comparator (MAINTD) is passedthrough a divide-by-two circuit (sheet 11).

A/D Converter Self-TestThe A/D converter is tested during extended level 0 diagnostics, as follows:

1. Select 80H_REF, by writing 10110B to address 4000H. (This selects a volt-age of 2.33 V for conversion).

2. Wait 10 s3. Start A/D conversion.4. Wait 7 s.5. Read conversion data at address 2000H. A valid value lies in the range

78H to 88H.6. Select 00H by writing 10111B to address 4000H. (This selects a voltage of

0 V for conversion).7. Wait 10 s. 8. Start A/D conversion.9. Wait 7 s.

10. Read conversion data at address 2000H. A valid value lies in the range00H to 03H.

>

≤

µµ

µµ

µ

µ

µ

µ

12.6-73


DECEMBER 2002


Stepper Motor OperationControl is provided for two stepper motors; the Presenter motor and theClamp motor.

Only one motor can be operated at a time.

SpeedFour speeds are available for the motors stepper oscillator to run at. TheDANCE ASIC allows these speeds to be programmable (refer to “StepperMotor Programming”). The control lines SPEED1 (address 4001H, bit 2) andSPEED2 (address 4001H, bit3), select the running speed of the motor stepperoscillator as shown in the following table:

The 500 step/sec speed is used to start the motors running. When a speedchange is selected, the motors change speed at a rate of 7.5 steps/ms 5%.

NOTE: The SPEED_RESET function is described in the Presenter Motor.

Presenter MotorThe following procedure starts the presenter motor:


If SPEED1 and SPEED 2 are set to select a speed other than 500steps/sec, it takes up to 175 ms for the speed to reduce to 500 steps/sec.

If SPEED_RESET- is set low for 5 ms, the motor speed resets to lowspeed.

2. Set EN_PRES- low, wait 1 ms.3. Set MOTOR_RESET- low, wait 1ms.4. Set CLOCKEN- low.

The presenter motor commences running at 500 steps/sec in the direc-tion set by the DIR line:� DIR set low = Present direction� DIR set high = Purge direction.

SPEED1 and SPEED2 can select a higher motor speed.To stop the presenter motor from any speed, the following steps are taken:

SPEED2 SPEED1Oscillator Speed

(step/sec)

0 0 500

0 1 1453 Reserved

1 0 1838 Presenter only

1 1 2049 Clamp only

SPEED_RESET- High

EN_CLAMP- High

EN_PRES- High

SPEED1 Low

SPEED2 Low

CLOCKEN- High

MOTOR_RESET- High

DIR1 Don’t Care

±




1. Set EN_PRES- high and wait 1 ms.2. Set MOTOR_RESET- low and wait 1 ms.3. Set CLOCKEN- high.

Optionally SPEED_RESET- may be set low for 5 ms (then restored high) ifoperation of the clamp motor, or reverse direction of the presenter motor isrequired immediately.

Clamp MotorThe following procedure starts the clamp motor:


If SPEED1 and SPEED 2 are set to select a speed other than 500steps/sec it takes up to 250 ms for the speed to reduce to 500 steps/sec.

2. Set EN_CLAMP- low and wait 1 ms.3. Set MOTOR_RESET- high and wait 1ms.4. Set CLOCKEN- low.

The clamp motor now commences running at 500 steps/sec in thedirection set by the DIR1 line:� DIR set low = Set clamp down� DIR set high = Set clamp up.

SPEED1 and SPEED2 can select a higher motor speed.To stop the clamp motor from any speed, the following steps are taken:

1. Set EN_CLAMP- high, wait 1 ms.2. Set MOTOR_RESET- low, wait 1 ms.3. Set CLOCKEN- high.

Stepper Motor ProgrammingThe stepper motor speed and ramp up/down times are programmable to allowthe use of DANCE ASIC in other applications. The step characteristics are setby writing appropriate values to the control registers held in NVRAMlocations 0A000H to 0A020H as follows:

SPEED_RESET- High

EN_CLAMP- High

EN_PRES- High

SPEED1 Low

SPEED2 Low

CLOCKEN- High

MOTOR_RESET- Low

DIR Don’t Care

Memory Location Value Function

0A000H 06H S0 (low speed, 500Hz)

0A001H AAH S1 (mid speed, 1453Hz)

0A002H BCH S2 (presenter high speed, 1838Hz)

0A003H C1H S3 (clamp highspeed, 1984Hz)

0A010H 08H R0 (ramp time S0 to S1)

0A011H 1DH R1 (ramp time S1 to S2)


0A013H 0AH R3 (ramp time S0 to S2)

12.6-75


DECEMBER 2002


Stepper Motor CharacteristicsThe presenter and Clamp motors operate in Full Step Bipolar Drive mode. Achopper circuit in the drivers to both motors limits the current in theirwindings as follows:

� Presenter motor; 2.8 A 10%� Clamp motor; 2.2 A 10%.

The chopper frequency is set to 30 kHz 10%.0.5R current sense resistors in the ground returns of the stepper motor

windings derive a voltage which is compared to a reference level by a voltagecomparator.

In a bipolar drive, the current in each of the two phases of the motor isreversed every second step, and the two phases are driven with a 90oC phasedifference. The following figure shows current waveforms in the presenterstepper motor windings:

NOTE: The current levels flowing through the stepper motor windings makeit necessary to construct the Currency Dispenser Control board with aseparate power ground plane. This connects to the logic ground plane atthe power connector.

Pick Module Present IdentificationThe following steps find out how many non-intelligent (standard) pickmodules are connected to the currency dispenser:

� Select currency cassettes for serial comms. PBSEL- set high.� Set pick module identity code PS0 and PS1.


0A015H 0BH R5 (ramp time S0 to S3)

Memory Location Value Function

±±

±




� Read execution microcontroller port P3.0.� Data high = module present� Data low = module is not present.

Security Shutter OperationThe 56XX Enhanced Currency Dispenser has the solenoid operated securityshutter fitted to the front of the module (at the currency exit). Two solenoidsoperate to unlock and open the shutter. The security solenoid lifts a lockingbar to permit the shutter solenoid to open the shutter.

When SHUTTER- is set low, the solenoids are driven by a circuit thatprovides a steady 24 V for 250 ms (this allows the shutter to open fully). Thecircuit provides a square wave pulse at 100 Hz (to prevent the solenoidsoverheating) for the remainder of the time that they are kept energized by lineSHUTTER- remaining low. The shutter open and closed sensors are on a pcbbeside the shutter solenoid.

The 5674/75 and 5684/85/88 ATMs have the security shutter for thecurrency dispenser (and the associated shutter open and close sensors)fastened to the ATM facia. This shutter is operated by a motor driven by aseparate driver board, which is controlled by the currency dispenser via theSDC power interface. In this case, the line SHUTTER-, when set low, turns onthe motor. The 56XX Enhanced Currency Dispenser when used in these ATMshave the exit shutter removed from the presenter and the control harness tiedback.

The optical open and closed sensors, for both types of installation are readin the same manner:

� SHUT_LOCK A/D reading > 40H = shutter in locked position� SHUT_OPEN A/D reading < 40H = shutter in open position.

Details of memory addresses for the above sensors are given in the section“A/D Converter Operation”.

Hardware Reset ControlTwo reset control lines enter the control board via the RDI interface. Theseare:

� RDIRES1-. When this line is set low it holds the DISCO ASIC microcon-troller (only) in reset (sheet 1)

� RDIRES2-. When this line is set low it holds the execution microcontrollerin reset (sheet 1).

Additional active low reset control lines will reset both microcontrollersand all PIAs as follows:

� POWER_RESET- Set low when the +5 V supply on-board falls below 4.7 V;generated internally by the DISCO ASIC (sheet 5).

� RESET_IN-. Set low by a control signal from the SDC interface (sheet 1).The SDC microcontroller is able to reset the execution microcontroller and

its associated PIA devices as follows;� SDC_RCON-. When this line is set low it resets the execution microcon-

troller devices.

12.6-77


DECEMBER 2002


Strain Sensor SelectionWhen the Note Thickness Sensor (NTS) is connected to J8, Pin 10 of theconnector is pulled low by a control line from the NTS. This causes logic toselect the NTS as the source to the analogue multiplexer inputs LVDT1 andLVDT2.

When the NTS is disconnected, the LVDT outputs are the source forLVDT1 and LVDT2.

FIRMWARE OVERVIEW

DISCO Memory Map

Code Area Data Area

0FFFFH 0FFFFH

Downloaded Code

SRAM1

Maximum 56 KBytes

8000H

2000H 2000H


512 Bytes

SRAM2 1E00H

8K EPROMUser Data Area

3.5 KBytes

200H

256 Bytes

iDCX Data

0000H




SDC Memory Referenced I/O Map

Execution Microprocessor Memory Map

1FF8H Configuration switches

1FFOH Output data latch

1FE8H A/D converter

Code Area Data Area

0FFFFH 0FFFFH

Unused

0A021H

Motor Control

0A020H

0A000H

64 k EPROM Config Switches

8000H

Port Expander 3

6000H

Port Expander 2

4000H

A/D Converter

2000H

Data Area

0000H 0000H

12.6-79


DECEMBER 2002


CONNECTOR ASSIGNMENTThis section shows pinout diagrams of the connectors on the CurrencyDispenser Control board.

Power Interface Connector J1The power interface connector is type 009-006468. Signals are provided on itto control a facia mounted motorized shutter interface board.

These shutter signals are as follows:

� SHUT_OPEN (High = shutter open)� SHUT_LOCK (High = shutter locked)� SHUT_ON- (Low = shutter motor on)� SHUT_FWD- (Reserved).

SDC Interface Connector J2The SDC interface connector J2 is a type 009-007180.

Transport LEDs Connector J3Connector J3 carries the drive for the currency dispenser transport sensorLEDs. The connector is type 009-0006843.

+ 5 V 9 1 Ground

+12 V 10 2 Ground

-12 V 11 3 SHUT_FWD-

+24 V 12 4 Ground

Ground 13 5 SHUT_LOCK

SHUT_ON- 14 6 Ground

Ground 15 7 SHUT_OPEN

+24V_I/L 16 8 POWER_GND

N/C 1 2 N/C

DATA_P 3 4 DATA_N

N/C 5 6 RESET_N

N/C 7 8 Ground

SIG_REF 9 10 N/C

T5LED 1 2 T5LED+

T4LED 3 4 T4LED+

T3LED 5 6 T3LED+

T6LED 7 8 T6LED+

T7LED 9 10 T7LED+

T8LED 11 12 T8LED+

PUROV_LED 13 14 PUROF_LED+

T1LED 15 16 T1LED+

PLVDT_LED 17 18 PLVDT_LED+

T2LED 19 20 T2LED+

N/C 21 22 N/C

PURGE_IN- 23 24 Ground




Optotransmissive Switches Connector J4Connector J4 provides the interface to the optotransmissive switches. Theconnector is type 009-0006468.

Pick Modules Connector J5The currency dispenser Pick Modules communicate with the control board viaconnector J5. This is a type 009-0007186 connector.

MAIN_LED 1 2 +5 V

+5 V_FTD 3 4 MAINTD

CLUP_LED 5 6 +5 V

+5V_FTD 7 8 CLAMPUP

PRESTD_LED 9 10 +5V

+5V_FTD 11 12 PRTDINT

CLDOWN_LED 13 14 +5 V

+5V_FTD 15 16 CLAMPDN

CAS_ID1- 1 2 Ground

CAS_ID2- 3 4 Ground

CAS_ID3- 5 6 Ground

CAS_ID4- 7 8 Ground

CAS_TEMP- 9 10 Ground

CASLOW- 11 12 Ground

GULP- 13 14 LEDON

Ground 15 16 Ground

S0 17 18 S1

DISABLE- 19 20 COILEN-

PICK 21 22 PSEN1

PSEN2 23 24 PSEN3

PSEN4 25 26 PICK_TXD

PICK_RXD 27 28 Ground

Ground 29 30 +12 V

+5 V 31 32 +5 V

Ground 33 34 Ground

Ground 35 36 Ground

+24 V 37 38 +24 V

+24 V 39 40 +24 V

12.6-81


DECEMBER 2002


Transport Sensors Connector J6Connector J6 (type 009-0006843) connects the currency dispenser transportsensors to the control board.


NTS Connector J8Connector J8 provides an interface to the optional NTS. The connector is type009-0007180.


TSEN5_E 1 2 TSEN5_E+

TSEN4 3 4 TSEN4+

TSEN3 5 6 TSEN3+

TSEN6 7 8 TSEN6+

TSEN7 9 10 TSEN7+

TSEN8 11 12 TSEN8+

PUR_OVER 13 14 PUR_OVER+

TSEN1 15 16 TSEN1+

PRE_LVDT 17 18 PRE_LVDT+

TSEN2 19 20 TSEN2+



1 OSC1

2 Ground

3 N/C

4 LVDT1_IN

5 OSC1-

+5 V 1 2 Ground

STRAIN_REF 3 4 STRAIN_1

STRAIN_2 5 6 NULL_STRAIN

NULL_OK 7 8 N/C

N/C 9 10 SEL_STRAIN- (Ground)

1 OSC2

2 Ground

3 N/C

4 LVDT2_IN

5 OSC2-




Security Shutter Solenoid Connector J10Connector J10 (type 009-0006461) provides the drive to the currencydispenser on-board shutter solenoid.

Security Shutter Interface Connector J11Connector J11 (type 009-0006840) gives an interface to the security shutterposition sensors.

Intelligent Purge Bin J12This connector provides the interface to the intelligent purge bin module. Thismodule has not yet been developed. The connector is type 009-0006466.

Motors Connector J13The motors in the currency dispenser are connected to the control board viaconnector J13 (type 009-0006466).

1 +24V_I/L_F

2 SHUT_SOL-

OPEN_LED 1 2 +5V_FSH

SHUT_OPEN 3 4 Ground

LOCK_LED 5 6 +5V_FSH

SHUT_LOCK 7 8 Ground

+24V 1 2 +24V

Ground 3 4 Ground

+5V 5 6 Ground

PB_TXT 7 8 PB_RXD

Ground 9 10 COILEN-

RES_B+ 7 1 PRES_A+

PRES_D 8 2 PRES_C+

CLAMP_B+ 9 3 CLAMP_A+

CLAMP_D+ 10 4 CLAMP_C+

N/C 11 5 +5 V

MOTOR_ON- 12 6 Ground

12.6-83


DECEMBER 2002


RDI Interface Connector J14The RDI test interface for the control board is on connector J14 (type 007-2011527).

SDC Microcontroller EPROM Code Selector Connector J15Connector J15 (type 007-2011503) enables one of two blocks of code data to beselected for execution by the SDC Microcontroller.

LVDT Test Jumper J16This 3 pin jumper connector is used in calibration of the older version LVDT(see “Older Version LVDT Adjustment”).

NOTE: This jumper is not used when an LVDT Ferrite/Sensing PCB CoilsVersion is fitted.

+5 V 1 2 RDIRES-

SW0 2 4 N/C

SW1 5 6 SDC_LED0

SW2 7 8 SDC_LED1

SW3 9 10 N/C

SW4 11 12 SDC_LED2

SW5 13 14 SDC_LED3

SW6 15 16 N/C

SW7 17 18 N/C

Ground 19 20 Ground

1 TEST

2

3 NORM




SINGLE PICK INTERFACE BOARD

The Single Pick Interface board in the 56XX Enhanced Currency Dispenseracts as an interface between the actuators and sensors in the CurrencyDispenser Single Pick Module and the Currency Dispenser Control board.

This board is a mixed technology board using Surface Mount Technology(SMT) and Plated Through Hole (PTH) components. A ribbon cable harnessconnects the board to cascaded Pick Interface boards in two, three, or fourcassette dispensers. All the control lines from the Dispenser Control board,and the sensor information returning to that board, are routed via a parallelbus interface. Signals between cascaded Pick Interface boards are boostedwhere necessary.

The following figure shows one Single Pick Interface and one Double PickInterface board connected to the Enhanced Currency Dispenser Control board.

12.6-85


DECEMBER 2002


VOLTAGE AND CURRENTThe Single Pick Interface board circuits require the following voltages at thecurrents shown:

� + 5 V 0.25 V at 0.15 A (maximum)� +12 V 1.20 V at 0.1 A (maximum)� +24 V 2.40 V at 0.5 A (maximum).

COMPATIBILITYThe 5670 Currency Dispenser Single Pick Interface board operates only withelectronic boards designed specifically for the 56XX Enhanced CurrencyDispenser.

These are:

� The 5670 Currency Dispenser Control board� The 5670 Currency Dispenser Double Pick Interface board.

These boards can not be used with, or in place of, boards from the H-8010-56XX-XX-08 or H-8010-56XX-XX-08 (IE) Currency Dispensers.

SINGLE PICK I/F SCHEMATIC DESCRIPTIONThe references in the following text to sheet numbers refer to the schematicfor the single pick interface board in the “Schematic Diagrams” section of thischapter.

The functions of the circuits on the Single Pick Interface board aredescribed under the following headings:

� Bus Output � Sensors and Actuators� Bus Input� Intelligent Cassette Interfaces.

BUS OUTPUTThe bus output circuit signals appear at connector J1 on the Single PickInterface board. This connector provides an interface to the CurrencyDispenser Control board and also to a cascaded Pick Interface boards. Theinterface consists of power lines from the Currency Dispenser Control board orcascaded Pick Interface board, control lines from the Currency DispenserControl board, and sensor information and Cassette Data Bus signals to theCurrency Dispenser Control board. Provision is also made for an IntelligentCassette interface.

±±±




CONNECTOR J1 PINOUT J1 is a dual 20-way connector with the following pinout:

CONTROL LINES FROM THE DISPENSER CONTROL BOARDControl lines from the Dispenser Control board to the Single Pick Interfaceboard perform the following functions:

� Pick Solenoid Disable� Pick Module Address� Pick Valve Solenoid Operation� Sensor LEDs Enable� Pick Module Magnetic Reed Switches� Intelligent Cassette Interface.

Pick Solenoid DisableDISABLE- is an output of the Currency Dispenser Control board. When it isset low it disables the operation of the pick valve solenoid (sheet 3).

Pick Module Address DecodeP0 and P1 are output from the Currency Dispenser Control board as logic 0(low). They are provided as unmodified inputs to decode logic associated withthe first pick module, when a system of multiple pick modules is used. Thelogic values are incremented and applied as inputs to the decode circuit of asecond Single or Double Pick Interface board, where the values areincremented again (sheet 2).

CAS_ID1_OUT 1 2 Ground




TEMP_OUT 9 10 Ground

CASLOW_OUT 11 12 Ground

GULP- 13 14 LEDON

P0 15 16 P1

S0 17 18 S1

DISABLE- 19 20 COILEN

PICK 21 22 PSEN1

PSEN2 23 24 PSEN3

PSEN4 25 26 TXD

RXD 27 28 Ground

Ground 29 30 +12 V

+5 V 31 32 +5 V

Ground 33 34 Ground

Ground 35 36 Ground

+24 V 37 38 +24 V

+24 V 39 40 +24 V

12.6-87


DECEMBER 2002


For a dispenser with four pick modules, the values of P0 and P1 are:

S0 and S1 are output from the Currency Dispenser Control board and arefed as inputs, unmodified, to each pick module decode logic (sheet 2). Theappropriate pick module is selected as follows:

The output signals of the decode logic on one Single Pick Interface boardare the signals SEL1 and SEL1-.

SEL1- enables the bus drivers for the appropriate pick module (sheet 4).These drivers output the information relating to the currency cassette andpick module temperature (see the “Data Bus” section).

SEL 1 enables the appropriate pick valve solenoid (sheet 3).

Pick Valve Solenoid OperationThe PICK signal is output from the Currency Dispenser Control board and isfed to logic controlling the pick valve solenoid. The pick valve solenoid driveris enabled when PICK is high, SEL1 is high, DISABLE- is high, and theoutput of the voltage comparator for the pickarm optotransmissive switchchanges from low to high (sheet 3).

Sensor LEDs EnableLEDON is output from the Currency Dispenser Control board. When set high,it enables all LEDs associated with pick module pick sensors (sheets 5 and 6).

Pick Module Magnetic Reed SwitchesFour magnetically operated reed switches are mounted on the underside of theSingle Pick Interface board (sheet 4). They are placed to correspond to thepositions of the identification magnets on the side of the currency cassette. If,for example, a magnet is alongside the reed switch SW1, in either of theindividual pick modules, the line CAS_ID1_OUT- is set low. The same appliesto CAS_ID2_OUT-, CAS_ID3_OUT-, and CAS_ID4_OUT-.

In this way, the cassettes inserted in the Single Pick Module can beidentified according to the type of currency contained.

A further reed switch is mounted close to the pick arm in the pick module.This switch is operated by a magnet inside the currency cassette. The magnetmoves as the stack of currency bills is dispensed and it operates the reedswitch when the cassette reaches a low state (nearly empty). The signalCASLOW_OUT- becomes low (sheet 4) if the currency cassette in the SinglePick Module reaches the low state.

Pick Module P1 P0

#1 0 0

#2 0 1 Modified

#3 1 0 Modified

#4 1 1 Modified

Selected Pick Module

P1 P0

#1 0 0

#2 0 1

#3 1 0

#4 1 1




NOTE: The signals CAS_IDX_OUT- and CASLOW_OUT- will only be set lowfor the relevant selected pick module in a multiple pick module system.(See the section “Data Bus”).

Intelligent Cassette InterfaceThe signals COILEN, TXD, and RXD are reserved for use with the IntelligentCassette Interface. INT1_PRES- determines if an intelligent interface isconnected to connector J3. When no intelligent interface is connected,INT1_PRES- is set high. This provides a low level (0) on the RXD signal atconnector J1 for the selected pick module and this is used to indicate thepresence of a non-intelligent pick module.

SIGNAL OUTPUTS TO THE DISPENSER CONTROL BOARDThe signals from the Single Pick Interface board to the Currency DispenserControl board are grouped as follows:

� Bill Picked Sensors� Gulp Feed � Data Bus.

Bill Picked SensorsPSEN 1 is the analogue signal from the Bill Picked sensor on Pick Module 1.

PSEN 2 is the analogue signal from the Bill Picked sensor on Pick Module2 and is PSEN1 output from the second Single or Double Pick Interface board(if present) re-routed through a unity gain buffer to the PSEN2 output.



Gulp FeedGULP- is a common logic signal from all four (if populated) pick modules. It isderived from the gulp feed microswitches in each pick module. The signal is a“wired OR” type, and is set by any pick module. It is not affected by the pickmodule address decode logic.

Data BusThe data bus is common to all four (if populated) pick modules. The buscarries the following logic signals:

The data on the bus is from the pick module selected by the decode logic(see the section “Pick Module Address Decode”).

CAS_ID1_OUT- Cassette identification switch 1




CASLOW_OUT- Cassette low currency

TEMP_OUT- Pick module temperature low (below 10oC

12.6-89


DECEMBER 2002


SENSORS AND ACTUATORSThe Single Pick Module Interface board connects to the following sensors andactuators:

� Optical Sensors:� Pick Arm Optotransmissive Switch� Bill Picked Sensor

� Pick Valve Solenoid� Gulp Feed Detection� Thermistor.

CONNECTOR J2 PINOUTConnector J2 provides the interface to the sensors and actuators and has thefollowing pinout:

OPTICAL SENSORSOptical sensors in the Single Pick Module are:

� Pick arm optotransmissive switch� Bill Picked Sensor.

Pick Arm Optotransmissive SwitchAn optotransmissive switch assembly in the pick module determines when thepick arm is in the correct position to pick currency bills.

The line LED_PICKARM1+ (sheet 6) provides voltage to optotransmissiveswitch LED anode from the +12 V supply via a 220R limiting resistor network.

The LED cathode return is connected to a ground at connector J2.PICKARM_1+ (sheet 6) provides voltage to the optotransmissive switch 1

transistor collector via a 220R resistor network that limits the current in theevent of a short circuit to ground.

PICKARM_1 connects the transistor emitter to an LM339 voltagecomparator (sheet 3). This gives a digital 1 when the optotransmissive switchis blocked and a digital 0 when the switch is clear. This output enables thepick valve solenoid logic (see the section “Pick Valve Solenoid Operation”).

Bill Picked SensorA transport sensor consisting of a LED assembly and optical transistorassembly is situated at the exit of each pick module to sense the presence of apicked bill. The following signals are used:

� LED_PICK1+ provides a voltage to the LED anode from the +12 V supply

SEN1- 1 2 SEN1+

TEMP1 3 4 N/C

Ground 5 6 LED_PICK1+

CASLOW1- 7 8 N/C

GULP_FEED 9 10 Ground

GROUND_REF 11 12 PICKARM_1+

PICKARM_1 13 14 N/C

VLV1_ON- 15 16 +24V_FUSED




via a pnp transistor (enabled by the LED_ON signal) and a 280R limitingresistance (sheet 6). The LED cathode is connected to ground return atconnector J3.

� SEN1+ connects the optical transistor collector to the +12 V supply via a1k0 resistor which limits the current in the event of a short circuit toground (sheet 6).

� SEN1- provides a return from the optical transistor emitter to the 20kgain setting resistor (sheet 5). This gives a voltage proportional to thelight incident upon the optical transistor, from the LED assembly.

PICK VALVE SOLENOIDThe pick module solenoid valve permits the vacuum through to the pick arms.Power to the solenoid is provided as follows:

� VLV1_24V provides a connection from one terminal of the pick modulesolenoid to the +24 V supply via connector J2, pin 16 and an on-board 1 Asafety fuse (sheet 1).

� VLV1_ON- connects the second terminal of the solenoid to a MOSFET(sheet 3). This switch is enabled (high) by logic associated with the PICKcommand from the Currency Dispenser Control board (see the section“Pick Valve Solenoid Operation”).

GULP FEED DETECTIONThe gulp feed microswitch in the pick module is actuated if more than fivebills (approximately) are picked at once. The GULP_FEED line is connected toone terminal of the microswitch and the second terminal of the microswitch isconnected to ground. The GULP_FEED line is pulled high by a 4k7 resistor,and buffered by a 7407 driver. The output of this driver is the signal GULP-(sheet 5).

THERMISTORTEMP1 connects to one terminal of the thermistor mounted close to the pickarm of the pick module. The other terminal of the thermistor is connected toground. TEMP1 is input to the negative terminal of a voltage comparator andis pulled high by a 180k resistor (sheet 4).

When the thermistor has a resistance value greater than 180k (attemperatures less than 10oC) the output of the voltage comparator is logic 0.At temperatures higher than 10oC the thermistor resistance is less than 180kand the output of the voltage comparator is a logic 1. A 180k positive feedbackresistor is introduced to the circuit to provide a small amount of hysteresis onthe comparator output.

Low temperatures can cause pick failures, and to reduce the possibility ofthese, the software allows a longer time for the main motor to create thevacuum before sending the PICK signal. An indication of a low temperaturecondition will also be seen in the M_DATA returned to level 1 diagnostic tests.

12.6-91


DECEMBER 2002


BUS INPUTThe Bus Input interface consists of power routed from the Currency DispenserControl board, control lines from the Currency Dispenser Control board, andsensor information and cassette data bus to the Currency Dispenser Controlboard. Provision is made to interface to Intelligent Currency Cassettes.

CONNECTOR J4 PINOUT J4 is a dual 20-way connector which carries the bus input lines to a cascadedSingle Pick Interface board or Double Pick Interface board. It has thefollowing pinout:

CONTROL SIGNALSControl signals from the Dispenser Control board are output on connector J4via open collector drivers to maintain signal levels (sheet 5). The table belowlists the input signal alongside the equivalent output to the cascaded board.

+24 V 1 2 +24 V

+24 V 3 4 +24 V

Ground 5 6 Ground

Ground 7 8 Ground

+5 V 9 10 +5 V

+12 V 11 12 Ground

Ground 13 14 RXD

TXD 15 16 N/C

SEN4_IN 17 18 SEN3_IN

SEN2_IN 19 20 PICK_OUT

COILEN 21 22 DISABLE_OUT-

S1_OUT 23 24 S0_OUT

P1_OUT 25 26 P0_OUT

LED_ON_OUT 27 28 GULP-

Ground 29 30 CASLOW_IN-

Ground 31 32 TEMP_IN-

Ground 33 34 CAS_ID4_IN-


+24 V 37 38 CAS_ID2_IN-

+24 V 39 40 CAS_ID1_IN-

Signal from Control Board Signal to Cascaded Board

PICK PICK_OUT

LEDON LED_ON_OUT

S0 S0_OUT

S1 S1_OUT

DISABLE DISABLE_OUT




SENSOR AND CASSETTE DATA BUS SIGNALSThe signals from Pick Modules 3 and 4 transport sensors are buffered by unitygain operational amplifiers. The cassette bus interface signals from thecascaded Pick Interface board are buffered on entry to the Single PickInterface board. The table below lists the names of the incoming signalsagainst those sent to the Control board.

The signals GULP-, RXD, TXD, and COILEN- are directly connectedbetween the bus output and the bus input connectors (J1 and J3).

INTELLIGENT CASSETTE INTERFACESProvision is made on the Single Pick Interface board for an interface to anintelligent cassette.

CONNECTOR J3Connector J3 is provided for the intelligent cassette interface. It has thefollowing pinout:

Signal from Cascaded Pick Interface

Signal to Control Board

CAS_ID1_IN- CAS_ID1_OUT-




TEMP_IN- TEMP_OUT-

CASLOW_IN- CASLOW_OUT-

SEN2_IN PSEN2

SEN3_IN PSEN3

SEN4_IN PSEN4

+24 V 1 2 +24 V

Ground 3 4 Ground

+5 V 5 6 Ground

TXD1_OUT 7 8 RXD1_IN

INT1_PRES- 9 10 COILEN1

12.6-93


DECEMBER 2002


DOUBLE PICK INTERFACE BOARD

NOTE: The Double Pick Interface board in the Aria double pick module isthe same board as used in the 56XX double pick module.

The Double Pick Interface board in the 56XX Enhanced Currency Dispenseracts as an interface between the actuators and sensors in the CurrencyDispenser Double Pick Module and the Currency Dispenser Control board.

The Double Pick Interface board is a mixed technology board employingSurface Mount Technology (SMT) and Plated Through Hole (PTH)components. A ribbon cable harness connects the board to an additionalDouble Pick Interface board or a Single Pick Interface pcb, in four or threecassette dispensers. All the control lines from the Dispenser Control board,and the sensor information returning to that board, are routed via a parallelbus interface. Signals between cascaded Pick Interface boards are boostedwhere necessary.




The following figure shows two Double Pick Interface boards connected tothe Currency Dispenser Control board.

VOLTAGE AND CURRENTThe Double Pick Interface board circuits require the following voltages at thecurrents shown:

� + 5 V 0.25 V at 0.2 A (maximum)� +12 V 1.20 V at 0.1 A (maximum)� +24 V 2.40 V at 0.5 A (maximum).

COMPATIBILITYThe 5670 Currency Dispenser Double Pick Interface board operates only withelectronic boards designed specifically for the 56XX Enhanced CurrencyDispenser. These are:

� The 5670 Currency Dispenser Control board� The 5670 Currency Dispenser Single Pick Interface pcb.

These boards cannot be used with, or in place of, boards from the H-8010-56XX-XX-08 or H-8010-56XX-XX-08 (IE) Currency Dispensers.

56XX DOUBLE PICK MODULEThe 56XX Enhanced Currency Dispenser Double Pick Module has twosolenoid operated pick valves that permit the vacuum through to the armsthat pick currency bills from the currency cassettes. The Double Pick Modulealso has the following sensors in each of the two individual pick units:

� An optotransmissive switch determines if the pick arms are in the correct

±±±

12.6-95


DECEMBER 2002


position to pick bills� An optical sensor detects a currency bill exiting the pick unit� Four magnetic reed switches detect the presence, and type, of currency

cassette in the pick unit� A magnetic reed switch detects when the currency cassette is nearly

empty� A microswitch operates if a bunch of bills are picked in error. This is the

“Gulp-Feed Detector”.� A thermistor detects if the ambient temperature falls below 10oC.

DOUBLE PICK I/F SCHEMATIC DESCRIPTIONThe references in the following text to sheet numbers refer to the schematicfor the double pick interface board in the “Schematic Diagrams” section of thischapter.

The functions of the circuits on the Double Pick Interface board aredescribed under the following headings:

� Bus Output � Sensors and Actuators� Bus Input� Intelligent Cassette Interfaces.

BUS OUTPUTThe bus output circuit signals appear at connector J1 on the Double PickInterface board. This connector provides an interface to the CurrencyDispenser Control board and also to a cascaded Pick Interface board. Theinterface consists of power lines from the Currency Dispenser Control board orcascaded Pick Interface board, control lines from the Currency DispenserControl board, and sensor information and Cassette Data Bus signals to theCurrency Dispenser Control board. Provision is also made for an IntelligentCassette interface.




CONNECTOR J1 PINOUT J1 is a dual 20-way connector with the following pinout:

CONTROL LINES FROM DISPENSER CONTROL BOARDControl lines from the Dispenser Control board to the Double Pick Interfaceboard perform the following functions:

� Pick Solenoid Disable� Pick Unit Address� Pick Valve Solenoid Operation� Sensor LEDs Enable� Pick Unit Magnetic Reed Switches� Intelligent Cassette Interface.

Pick Solenoid DisableDISABLE- is an output of the Currency Dispenser Control board. When it isset low it disables the operation of the pick valve solenoids (sheet 3).

Pick Unit Address DecodeP0 and P1 are output from the Currency Dispenser Control board as logic 0(low). They are provided as unmodified inputs to decode logic associated withthe first (top) pick unit. The logic values are incremented and applied asinputs to the decode circuit associated with the second pick unit (sheet 2). If asecond Double Pick Interface board is connected, the values are incrementedagain.





TEMP_OUT 9 10 Ground

CASLOW_OUT 11 12 Ground

GULP- 13 14 LEDON

P0 15 16 P1

S0 17 18 S1

DISABLE- 19 20 COILEN

PICK 21 22 PSEN1

PSEN2 23 24 PSEN3

PSEN4 25 26 TXD

RXD 27 28 Ground

Ground 29 30 +12 V

+5 V 31 32 +5 V

Ground 33 34 Ground

Ground 35 36 Ground

+24 V 37 38 +24 V

+24 V 39 40 +24 V

12.6-97


DECEMBER 2002


For a dispenser with four pick units, the values of P0 and P1 are:

S0 and S1 are output from the Enhanced Currency Dispenser Controlboard and are fed as inputs, unmodified, to each pick unit decode logic (sheet2). The appropriate pick unit is selected as follows:

The output signals of the decode logic on one Double Pick Interface boardare the signals SEL1, SEL1-, SEL2, and SEL2-.

SEL1- and SEL2- enable the bus drivers for the appropriate pick unit(sheet 4). These drivers output the information relating to the currencycassette and pick unit temperature (see the “Data Bus” section).

SEL 1 and SEL2 enable the appropriate pick valve solenoids (sheet 3).

Pick Valve Solenoid OperationThe PICK signal is output from the Enhanced Currency Dispenser Controlboard and is fed to logic controlling the pick valve solenoid (sheet 3). The pickvalve solenoid driver for the first pick unit is enabled when PICK is high,SEL1 is high, DISABLE- is high, and the output of the voltage comparator forthe Pickarm1 optotransmissive switch changes from low to high (sheet 3). Thepick valve solenoid driver for the second pick unit is enabled when PICK ishigh, SEL2 is high, DISABLE- is high, and the output of the voltagecomparator for the Pickarm2 optotransmissive switch changes from low tohigh (sheet 3).

Sensor LEDs EnableLEDON is output from the Enhanced Currency Dispenser Control board andis repowered on the Pick Interface board (sheet 5). As LED_ON_OUT, itenables all the LEDs associated with the pick module sensors (sheets 6 and 8).

Pick Unit Magnetic Reed SwitchesEight magnetically operated reed switches (sheet 4) are mounted on theunderside of the Double Pick Interface board. They are placed in two groups offour to correspond to the positions of the identification magnets on the side ofthe currency cassettes. Switches SW1, SW2, SW3 and SW4 are in the upperpick unit, and switches SW5, SW6, SW7 and SW8 are in the lower. If, forexample, a magnet is alongside the reed switch SW1, in the top pick uniteither of the individual pick units, the line CAS_ID1_OUT- is set low. Thesame applies to CAS_ID2_OUT-, CAS_ID3_OUT-, and CAS_ID4_OUT-.

In this way, the cassettes inserted in the Double Pick Module can beidentified according to the type of currency contained.

Pick Unit P1 P0

#1 0 0

#2 0 1 Modified

#3 1 0 Modified

#4 1 1 Modified

Selected Pick Unit P1 P0

#1 0 0

#2 0 1

#3 1 0

#4 1 1




A further reed switch is mounted close to the pick arm in each pick unit.This switch is operated by a magnet inside the currency cassette. The magnetmoves as the stack of currency bills is dispensed and it operates the reedswitch when the cassette reaches a low state (nearly empty). The signalCASLOW_OUT- becomes low if either currency cassette in the Double PickModule reaches the low state.

NOTE: The signals CAS_IDX_OUT- and CASLOW_OUT- will only be set lowfor the relevant selected pick unit. (See the section “Data Bus”).

Intelligent Cassette InterfaceThe signals COILEN, TXS, and RXD are reserved for use with the IntelligentCassette interface (sheet 7). INT1_PRES- and INT2_PRES- determine if anintelligent interface is connected to connector J4 OR J5. When no intelligentinterfaces are connected, INT1_PRES- and INT1_PRES- are set high. Thisprovides a low level (0) on the TXD signal at connector J1 for the selected pickmodule and this is used to indicate the presence of a non-intelligent pick unit.

SIGNAL OUTPUTS TO THE DISPENSER CONTROL BOARDThe signals from the Double Pick Interface board to the Enhanced CurrencyDispenser Control board are grouped as follows:

� Bill Picked Sensors� Gulp Feed � Data Bus.

Bill Picked SensorsPSEN 1 is the analogue signal from the Bill Picked sensor on Pick Unit 1 andPSEN 2 is the analogue signal from the Bill Picked sensor on Pick Unit 2.PSEN 3 is the analogue signal from the Bill Picked sensor on Pick Unit 3 andis PSEN1 output from the second Double Pick Interface board (if present) re-routed through a unity gain buffer to the PSEN3 output.

PSEN 4 is the analogue signal from the Bill Picked sensor on Pick Unit 4and is PSEN2 output from the second Double Pick Interface board (if present)re-routed through a unity gain buffer to the PSEN4 output.

Gulp FeedGULP- is a common logic signal from all four (if populated) pick units. It is theshaped and repowered output from the gulp feed microswitches in each pickunit (sheet 5). The signal is a “wired OR” type, and is set by any pick unit. It isnot affected by the pick unit address decode logic.

12.6-99


DECEMBER 2002


Data BusThe data bus is common to all four (if populated) pick units. The bus carriesthe following logic signals:

The data on the bus is from the pick unit selected by the decode logic (seethe section “Pick Unit Address Decode”).

SENSORS AND ACTUATORSThe Double Pick Unit Interface board connects to the following sensors andactuators:

� Optical Sensors:� Pick Arm Optotransmissive Switch� Bill Picked Sensor

� Pick Valve Solenoid� Gulp Feed Detection� Thermistor.

Connector J5 PinoutConnector J5 provides the interface to the sensors and actuators and has thefollowing pinout:

CAS_ID1_OUT- Cassette identification switch 1 and 5




CASLOW_OUT- Cassette low

TEMP_OUT- Pick unit temperature low (below 10oC)

SEN1- 1 2 SEN1+

TEMP1 3 4 N/C


CASLOW1- 7 8 N/C

Ground 9 10 LED_PICKARM1+

PICKARM_1 11 12 PICKARM_1+


GULP_FEED 15 16 Ground

SEN2- 17 18 SEN2+

TEMP2 19 20 N/C


CASLOW2- 23 24 N/C

Ground 25 26 LED_PICKARM2+

PICKARM_2 27 28 PICKARM_2+


12.6-100DECEMBER 2002



OPTICAL SENSORSOptical sensors in the Double Pick Module are:

� Pick arm optotransmissive switch� Bill Picked Sensor.

Pick Arm Optotransmissive SwitchAn optotransmissive switch assembly is used in each pick unit to determinewhen the pick arm is in the correct position to pick currency bills.Optotransmissive switch 1 is used in pick unit 1 and optotransmissive switch 2is used in pick unit 2.

The line LED_PICKARM1+ (sheet 6) provides voltage to optotransmissiveswitch 1, LED anode from the +12 V supply via a 220R limiting resistornetwork. LED_PICKARM2+ (sheet 6) does the same for optotransmissiveswitch 2.

PICKARM_1+ (sheet 6) provides voltage to the optotransmissive switch 1transistor collector via a 1k0 resistor which limits the current in the event of ashort circuit to ground.

PICKARM_1 (sheet 3) connects the transistor emitter to an LM339voltage comparator. This gives a digital 1 when the when optotransmissiveswitch 1 is blocked and a digital 0 when the switch is clear.

This output enables the pick valve solenoid logic (see the section “PickValve Solenoid Operation”).

PICKARM_2+ and PICKARM_2 are used for optotransmissive switch 2.

Bill Picked SensorA transport sensor consisting of a LED assembly and optical transistorassembly is situated at the exit of each pick unit to sense the presence of apicked bill. For the sensor in the first pick unit the following signals are used:

� LED_PICK1+ (sheet 6) provides a voltage to the LED anode from the +12V supply via a pnp transistor (enabled by the LED_ON signal) and a 280Rlimiting resistance. The LED cathode is connected to ground return atconnector J5.

� SEN1+ (sheet 6) connects the optical transistor collector to the +12 V sup-ply via a 1k resistor which limits the current in the event of a short circuitto ground.

� SEN1- (sheet 5) provides a return from the optical transistor emitter tothe 20k gain setting resistor. This gives a voltage proportional to the lightincident upon the optical transistor, from the LED assembly.

The signals LED_PICK2+, SEN2+ and SEN2- are used for the secondsensor assembly.

PICK VALVE SOLENOIDEach pick unit has a solenoid valve which permits the vacuum through to thepick arms. Power to the solenoid is provided as follows:

� VLV1_24V provides a connection from one terminal of the first pick unitsolenoid to the +24 V supply via connector J5, pin 14, and an on-board 1 Asafety fuse (sheet 1).

12.6-101


DECEMBER 2002


� VLV1_ON- connects the second terminal of the solenoid to a parallel pairof Darlington switches. These switches are enabled (high) by logic associ-ated with the PICK command from the Currency Dispenser Control board(see the section “Pick Valve Solenoid Operation”).

VLV2_24V and VLV2_ON- A are used for the second pick unit solenoid.

GULP FEED DETECTIONThe gulp feed microswitch in each pick unit is actuated if more than five bills(approximately) are picked at once. The GULP_FEED line is connected to oneterminal of both microswitches in parallel and the second terminal of bothmicroswitches is connected to ground. The GULP_FEED line is pulled high bya 4k7 resistor, and buffered by a 7407 driver. The output of this driver is thesignal GULP- (sheet 5).

THERMISTORTEMP connects to one terminal of the thermistor mounted close to the pickarm of the first pick unit. The other terminal of the thermistor is connected toground. TEMP1 is input to the negative terminal of a voltage comparator andis pulled high by a 180k resistor (sheet 4).

When the thermistor has a resistance value greater than 180k (attemperatures less than 10oC) the output of the voltage comparator is logic 0.At temperatures higher than 10oC the thermistor resistance is less than 180kand the output of the voltage comparator is a logic 1. A 180k positive feedbackresistor is introduced to the circuit to provide a small amount of hysteresis onthe comparator output. The signal TEMP_OUT- is sent to the Control board.

BUS INPUTThe Bus Input interface consists of power routed from the Currency DispenserControl board, control lines from the Currency Dispenser Control board, andsensor information and cassette data bus to the Currency Dispenser Controlboard. Provision is made to interface to Intelligent Currency Cassettes.

12.6-102DECEMBER 2002



CONNECTOR J2 PINOUT J2 is a dual 20-way connector which carries the bus input lines to a cascadedDouble Pick Interface board or Single Pick Interface board. It has thefollowing pinout:

CONTROL SIGNALSControl signals from the Dispenser Control board are output on connector J2via open collector drivers to maintain signal levels (sheet 5). The table belowlists the input signal alongside the equivalent output to the cascaded board.

+24 V 1 2 +24 V

+24 V 3 4 +24 V

Ground 5 6 Ground

Ground 7 8 Ground

+5 V 9 10 +5 V

+12 V 11 12 Ground

Ground 13 14 RXD

TXD 15 16 N/C

SEN3_IN 17 18 SEN4_IN

N/C 19 20 PICK_OUT

COILRN 21 22 DISABLE_OUT-

S1_OUT 23 24 S0_OUT

P1_OUT 25 26 P0_OUT

LED_ON_OUT 27 28 GULP-

Ground 29 30 CASLOW_IN-

Ground 31 32 TEMP_IN-





Signal from Control Board Signal to Cascaded Board

PICK PICK_OUT

LEDON LEDON_OUT

S0 S0_OUT

S1 S1_OUT

DISABLE DISABLE_OUT

12.6-103


DECEMBER 2002


SENSOR AND CASSETTE DATA BUS SIGNALSThe signals from Pick Units 3 and 4 transport sensors are buffered by unitygain operational amplifiers. The cassette bus interface signals from thecascaded Pick Interface board are buffered on entry to the Double PickInterface board. The table below lists the names of the incoming signalsagainst those sent to the Control board.

The signals GULP-, RXD, TXD, and COILEN- are directly connectedbetween the bus output and the bus input connectors (J1 and J3).

INTELLIGENT CASSETTE INTERFACESProvision is made on the Double Pick Interface board for an interface tointelligent cassettes in Pick Unit 1 and Pick Unit 2.

CONNECTOR J3Connector J3 is provided for the intelligent cassette interface for Pick Unit 1.It has the following pinout:

CONNECTOR J4Connector J4 is provided for the intelligent cassette interface for Pick Unit 2.It has the following pinout:

Signal from Cascaded Pick Interface

Signal to Control Board





TEMP_IN- TEMP_OUT-

CASLOW_IN- CASLOW_OUT-

SEN3_IN PSEN3

SEN4_IN PSEN4

+24 V 1 2 +24 V

Ground 3 4 Ground

+5 V 5 6 Ground



+24 V 1 2 +24 V

Ground 3 4 Ground

+5 V 5 6 Ground



12.6-104DECEMBER 2002



TRANSPORT AND TIMING SENSORS AND LEDSInfra-red radiation detecting sensors are used throughout the dispenser todetect the movement of currency, the movement of mechanical assemblies, andto produce timing pulses. The sensors consist of an infra-red emitting LEDtransmitting across a gap to a phototransistor detector. In the timing, clampup and down sensor, and the shutter sensor, the LED and phototransistor arehoused in one U-shaped plastic assembly. In the transport sensors, thephototransistors and LEDs are on separate printed circuit assemblies,fastened above and below the transport. Most of the transport sensors andLEDs operate in the same way and have identical circuits which are repeatedon the printed circuit boards to give the one, two, three sensor and one, twoand three LED, assemblies. Refer to the “Schematic Diagrams” section for theLED and sensor schematics and assembly drawings.

All sensor power supplies are brought to the sensor assemblies from thecontrol board or the pick interface board via the electrical harness. Signalsfrom the sensors return to these boards via the harness. Refer to the section“Internal Cables” for diagrams of the connections to the sensors.

Sensor signals are passed to the control board for processing. Theiranalogue voltage value is converted to a digital value and compared to areference clear value held in memory. For those sensors that have to detect thepresence of a single bill, the value in memory is regularly updated. In this waythe clear value allows for dust accumulation, voltage fluctuations, ageing ofcomponents and such.

The sensors with this compensation are:

� pick sensor� pre-LVDT sensor � presenter transport sensors� exit sensor� purge entry sensor� purge bin overfill sensor.

The following sensors operate in the same way as those above except thatthere is no dust compensation update required:

� stack position sensor� clamp up sensor� clamp down/purge gate open sensor� main timing disk sensor� presenter timing disk sensor� pick timing sensor.

LVDT/NTS THEORY OF OPERATIONThe LVDT and NTS multiple bill detectors are capable of detecting single,double, and triple bills, folded, taped, overlapping bills (drag-outs), and soiledbills. Both detectors achieve this result by producing a voltage outputproportional to the deflection caused to movable wheels by bills passingbeneath them. The assemblies of the LVDT and NTS differ in the followingways.

The older version Linear Variable Displacement Transducer (LVDT)assembly (shown in the following illustration) is carried on a block fastened

12.6-105


DECEMBER 2002


between the side frames of the presenter. A shaft attached to the blocksupports two arms which can pivot around it. Each of the pivoted arms has asmall diameter metal wheel at its end. Springs push the arms down so thatthese wheels bear on the top of large diameter metal wheels fastened to a geardriven shaft in the transport. Bills passing between the two sets of wheelspush the small wheels upwards. This movement is converted into voltageoutputs by armatures on the pivoted arms moving inside fixed coils on theLVDT block.

The Note Thickness Sensor (NTS) was introduced in May 1996. The NTSassembly (shown in the following illustration) is carried on a block fastenedbetween the side frames of the presenter. The NTS has two leaf springs; eachleaf spring has a strain gauge connected to it. Each of the leaf springs also hasa small diameter metal wheel at its end. The leaf springs push down so thatthese wheels bear on the top of large diameter metal wheels fastened to a geardriven shaft in the transport. Bills passing between the two sets of wheelspush the small wheels upwards. This movement is detected by the straingauges and converted into voltage outputs.

As a bill passes between the rollers the voltages vary according to thethickness of the bill. An analogue to digital converter transforms the levelsobtained into digital information. Before bills are picked at the start of adispense operation a sample reading is made of the roller movement for one

12.6-106DECEMBER 2002



complete revolution of the large metal rollers. This is equivalent to one billpitch (approximately 179.8 mm).

Any movement is due to the eccentricity of the rollers and dirtaccumulation on the roller surfaces. A voltage reading is taken on eachinterrupt from the main timing disk. The LVDT coils or NTS strain gauges areread alternately. The main timing disk output also determines when therevolution has been performed. The overall sample reading is obtained byintegrating the varying voltage as shown in the following section. Thisreading is stored by the dispenser microprocessor. Bills are then picked.

An optical sensor (the pre-LVDT/NTS sensor), situated before the rollers,starts a “picked bill” reading. Again the varying voltage resulting from theroller deflection is integrated for one bill pitch. This reading, with a billpresent, is stored, and the sample reading taken earlier is subtracted leavinga reading which represents the cross-sectional area (CSA) of the bill.

The reading for CSA obtained is compared to a table representing single,double, and triple bills. An example table for $10 test bills is shown below.

The table provides distinct bands for each type of bill and has safetymargins between each type to eliminate the danger of passing a double as asingle. The sensing rollers are designed to perform one complete revolution foreach pick operation. Because a sample reading is taken at the start of eachdispense, dirt build up on the rollers does not affect the accuracy of thedetection system.

Number of Bills Nominal Reading (Hex) Reading Band (Hex)

Single 61 4D to 74

Double C2 B0 to EC

Triple 123 120 to 168

12.6-107


DECEMBER 2002


BILL DETECTION VOLTAGE WAVEFORMSThe following diagrams show examples of the voltage waveforms obtained fornormal and faulty pick conditions. The integration period is from t0 to t1 (onebill pitch). Voltages given are approximate only.

Initial Sample

The initial sample is made without bills passing and produces a signal similarto a sine wave with a peak to peak value of approximately 0.5 V.

Single Bill

A single bill lifts the waveform by about 0.5 V to 1.0 V. The bill cross sectionalarea is found by subtracting the initial sample from the sample with theraised waveform.

12.6-108DECEMBER 2002



Folded Single Bill

A folded single bill produces a stepped shape on top of the original waveform.

Double Bill

A double bill lifts the waveform by 1 V as shown above.

Drag Out

A drag out of two bills would produce the stepped shape shown. The highestpoint being where the bills overlap.

12.6-109


DECEMBER 2002


FIRMWARE DESCRIPTIONThe following description of the firmware is not complete but introduces onlythe topics thought necessary for an understanding of dispenser operation.

The SDC (Serial Distributed Control) 56XX Currency Dispenser DeviceFirmware provides device control, including full error recovery procedures, forthe NCR Currency Dispenser in the SDC peripheral environment.

The firmware interface provides for dispensing up to four differentcurrency denominations. It accepts, executes, and returns status informationin response to device control commands from the next level process.

The firmware operates under control of Intel’s iDCX51 multitaskingexecutive by soliciting commands from the SDC Secondary software andsending solicited and unsolicited responses to the SDC secondary fortransmission to the host system.

The firmware provides an interface compatible with the RMX/TP88Currency Dispenser Device Control for the 56XX Enhanced CurrencyDispenser, allowing a migration path for application software.

The SDC Currency Dispenser Device firmware consists of seven parts:

� Peripheral Control Interface� SDC Interfaces� Host System Interface� Device Control Interface� Tamper Indicate Service� Node Control Application Interface.

The command processor software is downloaded into RAM and theexecution processor firmware is PROM based.

12.6-110DECEMBER 2002



PERIPHERAL CONTROL INTERFACEThe peripheral control interface allows initialization of the currency dispensercontrol hardware to be carried out at module reset/power up. It supports thereporting of the hardware environment to the host system by interrogatingthe switch pack for configuration information.

Diagnostics Switch Pack (Enhanced Currency Dispenser Control Board)

U5

U13

SDC CommandSwitch Pack

Execution Processor

Switch Pack

12.6-111


DECEMBER 2002


Diagnostics Switch Pack (ASIC Currency Dispenser Control Board)

SDC Command Switch PackThe SDC Command switch pack on the currency dispenser control boardselects the mode of operation of the board as defined below:

NOTE: 0 = Switch OFF/OPEN, 1 = Switch ON/CLOSED, X = don’t care.Switch 8 (SW8) on the switchpack corresponds to the most significant bit.

Normal ModeIn normal mode the switches SW4 to SW6 are used to define the module classvariant. There is only one module class variant for the dispenser and so theswitches should be set to zero. The switch settings are not checked by thefirmware. The SDC device firmware ignores the value of switches SW1 toSW3. During normal mode only one currency dispenser is present in thesystem.

Mode SW1 SW2 SW3 SW4 SW5 SW6 SW7 SW8

Normal X X X X X X 0 0

Burn-in/ Replica X X X X X X 1 0

Level 0 Diagnostics X X X X X X X 1

D31D32D33D34

U16

D17 - D20

ExecutionProcessorSw itchPack

S DC Com mandSwitch Pack

12.6-112DECEMBER 2002



Burn-in/Replica ModeIn burn-in/replica mode, switches SW1 to SW3 are used to select the linkaddress where the currency dispenser resides in the system (normal linkaddress = 9). Switches SW4 to SW 6 again select the currency dispenser type.Up to eight currency dispensers can be present during burn-in mode,occupying link addresses 64 to 71.

Level 0 Diagnostics ModeLevel 0 diagnostics mode is selected by SW8 set to 1. Tests for the SDC nodeon the control board are described in Chapter 2.3.

Execution ProcessorA second switchpack on the dispenser control board selects diagnostics on theexecution processor. Refer to the section “Diagnostics” in this chapter for a fulldescription of the level 0 tests.

SDC INTERFACES

SDC Secondary Communications InterfaceAll communication with the host system takes place across the SDC link. Thisprovides the facility to receive commands from the host and transmit solicitedand unsolicited responses to the host.

SDC NVRAM InterfaceThe SDC secondary RAM interface firmware (NVRAM I/F) provides aconsistent interface between all SDC secondary nodes and the residentNVRAM and to firmware responsible for state of health (SOH). The NVRAM I/F is further divided into two main functional interfaces, the system managerinterface and the peripheral firmware interface.

System Manager InterfaceThe system manager interface is the part of the SDC secondary interfacewhich provides the following status information on the SDC secondary node:

� Summarized module SOH� Component SOH� Secondary error log information� Secondary tally/tally threshold information/update� Secondary module/component history� SOH state change information.

Peripheral Firmware InterfaceThe peripheral firmware interface allows the peripheral firmware access tothe control board NVRAM and provides the following facilities:

� Tally update and thresholding� Error log update� State of health access� NVRAM initialization.

The SDC NVRAM provides nine procedures for use by the peripheralfirmware to access that area of NVRAM used to store module statusinformation.

12.6-113


DECEMBER 2002


The procedures are as follows:

� Initialize NVRAM� Update count� Reset count� Report count� Add to error log� SOH update� SOH report� Add to history area� System escape.

A response is received to each of these procedures, indicating either thatthe command has been actioned successfully or that the NVRAM area for thismodule ID does not exist.

HOST SYSTEM INTERFACEThe host system interface allows the host system to send commands to thecurrency dispenser device firmware service. The currency dispenser devicefirmware service responds with transaction maintenance and tallyinformation.

The tally information returned with every solicited or unsolicited responsehas the format TALLY_NUMBER, TALLY_INCREMENT_VALUE. Only thevalues of those tallies which are non zero are returned. Once this informationhas been sent by the currency dispenser device firmware, all the transactiontallies are zeroed.

DEVICE CONTROL INTERFACEThe currency dispenser device firmware is in two parts, running underseparate microprocessors; the Command firmware and the Executionfirmware. The device control interface allows the currency dispenser devicecommand firmware to control the operations of the dispenser via the executionfirmware. It allows the command firmware to issue commands to, and receiveresponses from, the execution firmware.

INTELLIGENT CONTAINERS INTERFACEThe intelligent containers interface allows the firmware to interrogate theintelligent container’s on-module NVRAM, to obtain the module’s State OfHealth and cash management information.

TAMPER INDICATE SERVICEThe tamper indicate service responds to the dispenser device firmware withcontainer information when any container is removed or inserted.

HARDWARE INTERFACEThe hardware interface provides control and status information for thecurrency dispenser via memory mapped I/O. The hardware uses separateprocessors for the driver (command processor) and for device control(execution processor). The SDC interface control processor and the dispensercontrol processor communicate with each via the inter_8051 communications.

12.6-114DECEMBER 2002



NODE CONTROL APPLICATION (NCA) INTERFACEThis interface allows the currency dispenser to report the services it supportsto the NCA.

FIRMWARE COMMANDSThe SDC 56XX currency dispenser device firmware is designed to be fullycompatible with the 5084 currency dispenser so that applications can be fullymigrated by adding migration layers. 5070 and 5081 applications cannot bemigrated without source code changes since the T_CODES returned for theseapplications are incompatible with the 5084 and 56XX. In addition the 56XXdevice firmware supports an intelligent application. The intelligentapplication has commands to increase the functions of the dispenser. Itmonitors the dispenser, reporting via the NVRAM interface and it providescash management when intelligent cassettes are installed.

I/O CommandsThe device firmware controls the delivery of bills from the currency cassettesto the cardholder. This is a two stage operation consisting of picking bills fromthe selected currency cassettes and stacking them in the currency handlingmechanism (STACK command), then presenting them to the cardholder(PRESENT command). Bills may be cleared from the currency handlingmechanism into the purged bills area by using the CLEAR orCHECK_IF_BILLS_LEFT commands. Alternatively, bills can be delivered tothe cardholder using the DISPENSE command which stacks and thenpresents bills as a one stage operation. Once DISPENSE is initiated, thetransaction can not be voided.

The following table describes the I/O commands that give compatibilitywith the 5084 dispenser.

Command Purpose

STACK Picks bills and stacks them in currency handler.

PRESENT Presents bills to cardholder.

CLEAR Sends bills from currency handler to purge bin.

DISPENSE Picks bills and presents them to cardholder in one opera-tion.

SELF_TEST Tests the operation of the dispenser.

RETURN_CASSETTE_ STATUS Determines the cassette types present and the state (full, low, empty, or fatal) of the cassettes and purge bin.

SET_BILL_SIZES Permits dynamic configuration of the bill width parameter for each cassette type.

READ_DISPENSE_ COUNTS Permits the next level process to access the “bills dispensed to the cardholder during the last dispense operation” counts maintained by the firmware.

CLEAR_DISPENSE_ COUNTS Resets the counts of bills dispensed during the last transac-tion to zero.

SET_BILL_ SINGULARITIES Permits the next level process to configure the bill singulari-ties for each cassette type to enable multiple bill detection. (Replaces the SET_BILL_OPACITIES command of the 5084).

SET_BILL_ PRESENTATION_ORDER Permits the next level process to configure the order in which dispensed bills are stacked for presentation to the cardholder.

12.6-115


DECEMBER 2002


Commands which provide the enhanced functions of the 56XX currencydispenser are described in the following table:

Error recovery is performed on all I/O commands.

Diagnostic CommandsSeveral diagnostic commands are provided. The commands, DIAG_CLEAR,DIAG_DISPENSE, DIAG_STACK, DIAG_PRESENT, DIAG_SELF_TEST, andDIAG_EXIT_SHUTTER_TEST are similar to the I/O commands CLEAR,DISPENSE, STACK, PRESENT, SELF_TEST, and EXIT_SHUTTER_TESTrespectively, except that no error recovery is performed. TheREPORT_TALLY_MNEMONICS command permits the next level process togain access to the tally mnemonics of the transaction tallies for the currencydispenser.

In addition, further diagnostic commands are provided to permit faultdiagnosis to a lower level. These commands are:

� MAIN_MOTOR_TEST� PRESENTER_BILL_MOTOR_TEST� SENSOR_TEST� PRESENTER_CLAMP_TEST� PICK_VALVE_TEST.

After each of the above diagnostic tests the controlling program shouldsend a CLEAR command to clear any currency from the dispenser.

The RESET command is provided to allow initialization of the firmware.

READ_CONFIGURED_ PARAME-TERS

Allows the next level process to read back the bill width parameters, bill singularities and bill presentation order cur-rently configured.

REQUEST_ AUTHORIZATION_ MODEAUTHORIZED_DISK_CHECK

These two commands are provided to achieve compatibility with the 5084 dispenser. The commands always respond with a status of NORMAL security.

RESET Provided for compatibility with the 5084.

CHECK_IF_BILLS_LEFT Determines if bills have been left in the transport from a pre-vious command. Performs the same operations as the CLEAR command except that the transaction code indicates if bills were seen entering the purge bin. The CHECK_IF_BILLS_LEFT command is used after a DIS-PENSE or PRESENT that resulted in an UNKNOWN PRESENT condition.

Command Purpose

RETRACT_BILLS Drives the bills back from the present position to the purge bin. Used if the cardholder fails to remove the bills during a timeout set by the application.

READ_VIRTUAL_ CASSETTE_TYPES Permits the next level process to find the current relation-ship of virtual to physical cassette types stored by the device.

LEARN_BILL_ PARAMETERS Makes it possible to learn the bill width and singularity parameters for a particular cassette type.

EXIT_SHUTTER_ TEST Makes it possible to test the exit shutter.

DISABLE_CASSETTE_ POSITION Prevents the dispenser attempting to pick from one or more specified cassette positions.

ENABLE_CASSETTE_ POSITION Enables cassette positions previously disabled by the DISABLE_ CASSETTE_POSITION command.

Command Purpose

12.6-116DECEMBER 2002



Dispense Enable SwitchThe position of the dispense enable switch, on the dispenser control board, canbe read with the SENSOR_TEST command. This allows the next level processto ensure that diagnostic dispense operations can only be performed byauthorized personnel, by determining that the switch has been operated afterentry to diagnostics.

Tamper Indicating CommandsThe tamper indicate (TI) service permits an application to receive informationon the removal or insertion of containers by sending unsolicited responses onthese events. This service is initially disabled. The RESET commandinitializes the TI firmware and disables TI reporting.

TI reporting is enabled by the ENABLE_TI_REPORTING COMMAND,and disabled by the DISABLE_TI_REPORTING command. The current stateof TI reporting is found by issuing a READ_TI_STATUS command.

POWER-UP/SYSTEM RESET INITIALIZATION

Firmware InitializationWhen the currency dispenser has been out of service due to a fault conditionthen, following service of the device, the State Of Health for the device mustbe reset.

It is necessary to configure the bill widths and bill singularities usingSET_BILL_WIDTHS and SET_BILL_SINGULARITIES commands oninstallation and when new bill types are introduced into the dispenser. If thisis not done then the bill width values are set to the default (66mm) and thesingularity is set to 0FFH. An attempt to stack bills will result in anM_STATUS of PARAMS_NOT_CONFIGURED.

Bill Width and Singularity LearningThe LEARN_BILL_PARAMETERS command enables new bills to becalibrated for width and singularity.

Device InitializationThe CLEAR or CHECK_IF_BILLS_LEFT I/O commands puts the dispenserinto a known state where the transport is clear of currency and in a readystate to accept further I/O commands. A CLEAR, DIAG_CLEAR, orCHECK_IF_BILLS_LEFT command must be issued after every power-up andwhen the dispenser is returned to service after a fault condition is corrected.

VIRTUAL CASSETTE TYPESThe concept of a virtual cassette type is introduced to allow a simpleapplication interface in the development of intelligent cassettes.

The application sends commands specifying the number of bills to stackfrom each virtual cassette type and receives response status information(severity, RS_DATA, RC_DATA) relating to these virtual cassette types. Atranslation from virtual to physical cassette type is performed within thecurrency dispenser device software, thus enabling many different cassettetypes to be handled. The virtual to physical cassette type relationship is set upby the application, through parameters in the command data of all bill pickingcommands. This relationship remains set within the dispenser until another

12.6-117


DECEMBER 2002


bill picking command is successfully actioned.While bills are in the transport or at the present position, the virtual to

physical relationship can not be changed. This makes sure that when thesebills are taken by the cardholder or put into the purge bin that the responseinformation uses the same relationship as when the bills were picked.

The current virtual to physical relationship is stored through a power-down and is read by the application on power-up before a CLEAR command isissued. The READ_VIRTUAL_CASSETTE_TYPES command achieves this.

Virtual cassette types 1 to 4 map on to physical cassette types 1 to 4. Theapplication can use the RETURN_CASSETTE_STATUS command todetermine the physical cassette types installed after replenishment or power-up to set up the virtual type command data. The response data fields S_DATA,RS_DATA, and RC-DATA always return virtual cassette based information tothe application.

BILL SINGULARITYThe term “singularity” describes the parameters used by dispensers torecognize a single bill. Because the 56XX enhanced currency dispenser usesthe LVDT to determine whether the picked bill is single, singularity is ameasure of the cross-sectional area of the bill. (Refer to the description of theLVDT in the section “Electrical Description.”) NCR 50XX dispensers usephoto-sensors and, in these, singularity is related to the opacity of the bills.

The bill singularity values are configured through commands and are heldin the execution processor’s NVRAM. The 56XX dispenser firmware uses thebill size parameters to verify bill width of the currency being stacked. If, onpower-up or system reset, the parameters in the execution processor’sNVRAM are found to be corrupted, then, bill widths are set to 66mm (U.S.dollar size) and the singularities are set to 0FFH. These can be set at any timeusing the SET_BILL_SIZES and SET_BILL_SINGULARITIES commands.

The singularity thresholds are kept for each cassette type. These arecompared with the singularities measured by the LVDT (Linear VariableDisplacement Transducer) to determine whether a bill is single, multiple,folded, or torn. This is used for invalid bill detection and rejection.

BILL PRESENTATION ORDERBill presentation order parameters are held in firmware. The cassette type“bill presentation order” specifies the order in which bills are stacked to bepresented to the cardholder. This is completely configurable, allowing, forinstance, the largest (or highest denomination) bills to be at the bottom of thebundle presented to the cardholder and the smallest (or lowest denomination)bills to the top.

The default “bill presentation order” for the 56XX enhanced currencydispenser is:

� Top of bundle - highest cassette type bills (type 4)� Second in bundle - second highest cassette type bills (type 3)� Third in bundle - third highest cassette type bills (type 2)� Bottom of bundle - lowest cassette type bills (type 1).

The recommended maximum number of bills in a stack is 40. In mostcountries the dispenser firmware is set to this limit. There is provision in thesoftware to increase this limit to 50 and it is assumed that this will only be

12.6-118DECEMBER 2002



used where the size of the currency permits 50-bill bundles to be presentedwithout jamming.

CASSETTE IDENTIFICATIONCassettes of any type can be placed in any pick module. The 56XX dispenseridentifies each cassette by the interaction of magnets on its side with four reedswitches on each pick module.

Cassette types are identified in the following way:

More than one cassette of a particular type can be installed. The 56XXdispenser treats all cassettes with the same type as one logical cassette.Selection order is from the uppermost pick module downwards. For example,assuming the following configuration:

A STACK request from cassette type #1 causes bills to be picked from thecassette in the uppermost pick module until it is out of bills or a pick failureoccurs then picking commences from the cassette type #1 in the third pickmodule. Low media is not flagged until all cassettes of the same type areindicating low media.

FIRMWARE MAPBills are tracked throughout the transport by the execution firmware, whichmonitors the sensors and maintains a map of the position of bills. In this waybill jams and mispicks can be pinpointed and appropriate error recoverytaken. Error recovery is performed on faults detected during the STACKcommand.

ERROR RECOVERYThe firmware provides automatic error recovery on all I/O commands andlimited recovery on some diagnostic commands. Diagnostic recovery is limitedto the following:

<-Front Of Cassette Reed Switches Rear Of Cassette ->(door end) S1 S2 S3 S4 (handle end)

0 0 1 1 Cassette type 10 1 1 0 Cassette type 20 1 0 1 Cassette type 30 0 0 0 Cassette type 4

Extended cassette types are identified in the following way:1 0 0 1 Cassette type 51 0 1 0 Cassette type 61 1 0 0 Cassette type 7

Magnet present (switch contacts made) = 0Magnet absent (switch contacts open) = 1Switch Position S1 detects Cassette Present. Extended cassette types do not use the cassette present magnet, and are not recognised until the ENABLE-EXTENDED_CASSETTE_ID command has been successfully performed.Switches S1, S2, S3, S4, show Cassette Type

Pick Module Cassette TypeTop #1

Second #3Third #1

Bottom #2

12.6-119


DECEMBER 2002


� Retrying DIAG_STACK and DIAG_DISPENSE up to four times when billverification errors occur.

� Performing retries on all internal communications failures for all com-mands. Retries for communications failures are performed up to threetimes and, if they are unsuccessful a comms fail is reported.

Error ReportingErrors are reported in two ways:

� Via NVRAM interface� Via SDC NCA interface.

NVRAM InterfaceThe currency dispenser has up to 14 logical sub-modules, each of which has anassociated area of NVRAM on the control board containing SOH modulestatus information. These sub-modules are:

� Control board (also provides central error logging and history files)� Pick module 1 (top)� Pick module 2� Pick module 3� Pick module 4 (bottom)� Standard cassette position 1 (top)� Standard cassette position 2� Standard cassette position 3� Standard cassette position 4 (bottom)� Standard purge bin (purged bills container)� Presenter transport� Exit shutter� Suction cups� System (required by node control application).

After any firmware command is performed, any change in the SOH of anyof the sub-modules is reported by the UPDATE_STATE_OF_HEALTHcommand. This command allows data to be sent describing the cause of thefault for the particular sub-module.

Tallies are maintained for the currency dispenser to indicate how oftenvarious components have been used. These tallies are updated by thecommand firmware, via the NVRAM interface.

Thresholds are held for some of these tallies so that when a tally reaches acertain value, the response to the command firmware from the NVRAMinterface indicates that the threshold for that tally has been met. The SOH forthe relevant sub-module is then updated.

SDC NCA InterfaceAny errors found can be reported through the maintenance and severity fieldsin the responses to commands and in unsolicited response messages from thedevice driver interface.

Error Recovery ProceduresThis section describes the error recovery procedures for various faults.

12.6-120DECEMBER 2002



Sensor Clear When It Should Be BlockedAll transport sensors are tested statically before bill movement is attempted.The sensors are switched on and off and checked to see that they appear to beblocked when the LED is switched off, and clear when the LED is switched on.If the on-test shows that the sensor is clear then the sensor blocked threshold(kept in firmware) is set as follows:

� If the sensor “on-value” is greater than the “usable threshold” maintainedin firmware, the sensor is assumed to be clear and the blocked threshold isset to 75% of the “on-value”.

� If the “on-value” is less than the “dirty-threshold” but greater than the“usable threshold” the sensor is marked as unhealthy. The sensor is con-sidered usable and the blocked threshold is set to 75% of the “on-value”.

� If the “on-value” is less than the “usable-threshold”, the sensor is markedas “blocked” or “sensor fault”.

If any sensor has failed clear then this will be reported as a sensor faultand a dispense is not attempted. When bill movement is attempted thesensors are monitored to check that bills reach them within defined times. If asensor fails to detect bills when expected then a bill jam is reported indicatingthat the sensor failed to go blocked. Error recovery consists of clearing thetransport of bills except in a present operation where the fault is at the exitsensor. In this case the present operation will be completed because it is toolate to clear the bills (unknown present status is reported). If this faultpersists after two further consecutive dispenser operations then a fatalcondition will be reported.

Sensor Blocked When It Should Be ClearIf a sensor on one of the pick modules, or the pre-LVDT sensor, fails to clear,then a bill jam is reported. The state of health data indicates which sensorneeds to be inspected.

Overfill is detected if the purge bin overfill sensor fails to clear.If any presenter transport sensor is blocked at the start of a PRESENT,

with the exception of the stack sensor (sensor 2) and pre-present sensor(TSEN3), the bills are purged.

Presenter Clamp or Clamp Sensor FailureIf the presenter clamp fails, two presenter clamp test operations areperformed. If either succeeds, the operation continues, otherwise it stops.

Container Not InstalledIf during STACK, CALIBRATION_TEST, LEARN_BILL_PARAMETERS,DISPENSE, DIAG_DISPENSE, or DIAG_STACK, a cassette to be picked fromis not installed, the operation is rejected with a status of cassette notinstalled. If during STACK, PRESENT, DISPENSE, SELF_TEST,DIAG_DISPENSE, DIAG_SELF_TEST, LEARN_BILL_PARAMETERS,DIAG_STACK, DIAG_PRESENT, the purge bin is not installed, the commandis rejected with a status of purge bin not installed.

An attempt is made to clear any bills in the transport to the purge bin.

Cassette EmptyIf more than one cassette of the same type is installed, an attempt is made todispense from the other cassettes when one becomes empty or unusable. All

12.6-121


DECEMBER 2002


cassettes of the same type are picked until each one is empty before “emptycassette” is reported in the RS_DATA and M_STATUS.

If the correct amount of bills is not dispensed then the bills are cleared tothe purge bin.

Pick FailureA pick failure occurs when a bill can not be picked when the cassette is notreporting low. If a low has previously been reported, then the pick failuremeans that the cassette is now empty

Like Cassette Empty, if more than one cassette of the same type isinstalled, an attempt will be made to dispense from the other cassettes whenone goes fatal. If the correct amount of bills is not dispensed then the bills arecleared to the purge bin.

Bill Verification ErrorsIf multiple bills, underlength bills, overlength bills, torn, folded, or holed billsare detected, all bills will be purged and up to three retries will be attemptedto pick the bills. If the fourth attempt fails, the response to the command willindicate “too many rejects”.

Main Transport Motor Failure/Timing Disk FailsIf the timing wheel does not generate interrupts (and the interlock is notdisconnected) at the start of an operation then the main motor has failed.There will be three attempts to start the motor. If these are successful thenthe operation will continue. Otherwise the device is inoperative.

If the number of interrupts indicates that the timing wheel is too slow, anattempt will be made to clear the bills to the purge bin and the event will bereported.

Presenter Transport Timing Disk FailsIf the timing wheel stops generating interrupts, then the timing wheel hasfailed. If the bills have not reached the cardholder then the bills will becleared from the transport.

If no interrupts are being generated at the start of an operation and thebills are not seen to move then the presenter motor has failed.

Exit Sensor Blocked InitiallyIf the exit sensor is blocked initially on an operation (other than CLEAR,DIAG_CLEAR, CHECK_IF_BILLS_LEFT, or RETRACT) following asuccessful present operation, then error recovery is not attempted and aNOT_TAKEN is reported with a severity of SUSPEND.

Exit Shutter JamIf the exit shutter is jammed closed at the start of a present, three attemptswill be made to open the shutter. If these fail, the bills will be cleared to thepurge bin and shutter jammed closed will be reported with SUSPENDseverity.

If the exit shutter is jammed open before an operation (other thanCLEAR, DIAG_CLEAR, CHECK_IF_BILLS_LEFT, or RETRACT), up to threeretries are attempted to close the shutter. If this is unsuccessful, any billsstacked are purged, and “shutter jammed open” is reported.

12.6-122DECEMBER 2002



Status NOT_TAKEN ReturnedIf a NOT_TAKEN status is returned in response to the command following aPRESENT or DISPENSE command, a RETRACT_BILLS command can beissued. This will cause the bills to be withdrawn into the purge bin.

If the exit sensor is blocked initially on any operation (other than aCLEAR, CHECK_IF_BILLS_LEFT, or RETRACT_BILLS) following asuccessful PRESENT or DISPENSE command, then error recovery is notattempted, and a severity of SUSPEND is returned.

Severity of SUSPEND ReturnedWhen a severity of SUSPEND is reported the next command received must bea CLEAR, CHECK_IF_BILLS_LEFT, or a RETRACT_BILLS otherwise thecommand is rejected with a status of NOT_CLEARED/NOT_TAKEN.

Error On Move Clamp To Present Position After STACKIf no error is reported on the STACK command then the presenter clamp ismoved to the present position in anticipation of a PRESENT command. If anyerror occurs during this operation, no error recovery takes place at this timeand the error is reported on the PRESENT command. Error recovery isperformed on the PRESENT operation which continues if the error recoverysucceeds, otherwise the PRESENT will not be performed and bills will bepurged.

Purge Bin Overfill Sensor BlockedIf the overfill sensor is blocked at the end of an operation then the motor isrun for an additional 3 seconds in an attempt to clear the fault. If this failsoverfill is reported.

Communications Between Command and Execution ProcessorsCommunications are retried up to three times on each send command betweenthe command and execution firmware. If there is a communications failure,the command firmware will reset the execution firmware.

Unable to Update NVRAMIn the event of being unable to update the SOH, the next response messagewill contain an M_STATUS of CANNOT_ACCESS_NVRAM and the device ismarked as FATAL.

Interlock BrokenIf an interlock fault is generated and cleared by racking the dispenser out andin, then error recovery is performed at the start of the next DISPENSE,SELF_TEST, STACK, EXIT_SHUTTER_TEST, orLEARN_BILL_PARAMETER command. Performing a CLEAR before thesecommands removes the need for error recovery.

Pick Sensor Fail Clear, Pre-LVDT Fail Clear and Invalid Pick InterruptMost of the errors reported as Pick Sensor Fail Clear, Pre-LVDT Fail Clear, orInvalid Pick Interrupt, are caused by bad media and are treated like rejects.All bills already picked are purged. The operation is retried up to three times.

NOTE: Retries on these failures are only done in STACK and DISPENSE. Ifthe failure occurs in SELF_TEST or BILL_LEARN there is no retry.

12.6-123


DECEMBER 2002


Error ThresholdingIf the error recovery procedure is unsuccessful the device is set inoperative byS_DATA byte 0 (severity of whole device) = FATAL, for all errors except “exitshutter jammed” where SUSPEND is used for the initial detection, andFATAL is set if the condition persists after error recovery following theSUSPEND timeout.

If the error recovery procedure is successful then the S_DATA field byte 0is set as follows on all faults except “too many rejects”, “pick failure”, “out ofbills”, and “cassette not installed”.

� First occurrence of fault - ROUTINE� Second consecutive occurrence - WARNING� Third consecutive occurrence - FATAL.

“Too many rejects”, “pick failure”, “out of bills”, and “cassette not installed”affect only the cassette on which the fault occurs therefore the appropriateS_DATA field is set for these errors.

The severity of each virtual cassette type is generated from a set of countsmaintained by the firmware for each cassette installed in the dispenser.

There are error counts with limits for both bill rejects (bad bills) and pickfailures (mispicks).

� Mispick failure limit = 12� Reject failure limit = 20.

The corresponding virtual cassette type severity is generated from thetotal number of pick failure attempts (mispicks) or reject attempts on theinstalled cassettes of that type.

� Pick failure:� More than four mispicks left = ROUTINE� Equal to or less than four mispicks left = WARNING� No mispicks left = FATAL.

� Rejects:� More than five rejects left = ROUTINE� Equal to or less than five rejects left = WARNING� No rejects left = FATAL.

“Cassette not installed”, “Out of bills”, “Bundle Too Thick”, “ParametersNot Configured”, and “Cassette Disabled”, cause the appropriate cassetteseverity to be set to FATAL on the first occurrence of the fault.

On SELF_TEST and DIAG_SELF_TEST commands, another set ofthresholds are used in conjunction with those mentioned above:

� Mispick limit = 8� Rejects limit = 4.

If either of these thresholds or the thresholds above are reached then thecassette is marked FATAL. This ensures problem cassettes are identified by asingle SELF_TEST operation.

12.6-124DECEMBER 2002



STATE OF HEALTH (SOH)NCR SDC 56XX Currency Dispensers have up to 14 logical sub-modules. Eachsub-module has an area of NVRAM containing SOH module statusinformation. This NVRAM is on the control board. The sub-modules are:

� Dispenser Control board (also provides central error logging and historyfiles)

� Pick module 1 (top pick module)� Pick module 2 (2nd pick module)� Pick module 3 (3rd pick module)� Pick module 4 (bottom pick module)� Standard Cassette pos 1 (cassette held in top position)� Standard Cassette pos 2 (cassette held in 2nd position)� Standard Cassette pos 3 (cassette held in 3rd position)� Standard Cassette pos 4 (cassette held in bottom position)� Standard Purge bin (purged bills container)� Presenter transport� Exit shutter� Suction cups� System (required by Node Control Application).

UPDATING STATE OF HEALTHThe State of Health (SOH) of each module is updated where there is anirrecoverable fault on the dispenser, the lifetime of a component reaches itsthreshold, or the severity of an error has reached the inbuilt threshold.

When an out-of-service device has been serviced, then the State Of Healthreset to HEALTHY is detected, and all internal error flags are reset, returningthe device into service.

DEFINITION OF MODULES’ NVRAMThe use of the modules’ NVRAM is defined in this section. This includesdetails of the information which is stored in the TMS Interface Area, TMSSupport Area, Module Error Log and Module History Area.

Terminal Management Subsystems (TMS)

TMS Interface AreaThe TMS Interface Area stores information about modules which is to betransmitted to the Module Control Program.

TMS Support AreaThe TMS Support Area is used by the driver to decide when a State of Healthchange should take place by referring to tallies and thresholds.

Module Error LogThe Module Error Log is a private log maintained by the driver to relate statechanges and causes. This information is accessed at a network level or atrework centres using the Rework Tool.

NOTE: All the dispenser modules are recorded in the Control board errorlog.

12.6-125


DECEMBER 2002


Module History AreaThe Module History Area holds information about the history of the module. Itis updated at rework centres or after preventive maintenance has been carriedout.

NOTE: All the modules are recorded in the Dispenser Control board historyarea.

State Of Health UpdatingThe SOH of the cassettes and purge bin is updated by diagnostic and I/Ocommands. The SOH of all other modules is updated only by I/O commands.

Diagnostic commands which attempt to pick bills will be inhibited if eitherthe SOH of the cassette to be picked from or the SOH of the purge bin is notHEALTHY. Diagnostic commands are not inhibited by any other module beingunhealthy.

The SOH of the presenter will be set automatically to HEALTHY whenthe dispenser is racked in, if the SOH was previously unhealthy due to aninterlock broken condition.

12.6-126DECEMBER 2002



THE DISPENSE OPERATIONThe following description is of a successful dispense operation. It explains theinteraction between the firmware and the mechanical and electricalcomponents of the dispenser. The diagram below shows the path taken by thenotes through the dispenser:

When the dispenser receives a dispense command the firmware firstchecks the sensors and then turns on the main motor and looks for thelocation of the first cassette to dispense from. The main motor drives thetransports in all the pick modules and in the presenter as far as the stackerwheel. It also drives the pump which supplies the vacuum to all pick modules.The pick arms of all modules are driven along with the transport. During thefirmware search for the cassette the main motor comes up to speed and theLVDT/NTS takes its reference reading.

When the firmware identifies the cassette, it sends a signal to energize thesolenoid valve on the specific pick module and this extends the vacuumthrough to the suction cups on that pick arm. The solenoid signal is ANDedwith the output from the sensor on the pick arm timing disk and it is theresultant output which is used to operate the solenoid. The first note in thecassette attaches to the suction cups and is lifted past the spring fingers onthe note guides and across the note separator brushes in the cassette, intoposition above the D wheels in the pick module transport.

The vacuum solenoid is de-energized so that the vacuum is vented toatmosphere and the note is released and gripped between the D wheels andpinch wheels on the shaft above.

12.6-127


DECEMBER 2002


The pinch wheel shaft is gear driven at one end, but at the other end isfree to move vertically under the action of a spring. If several notes are pickedfrom the cassette at one time, this end of the shaft is forced upwards tooperate a microswitch and this signal is used to stop the dispenserimmediately. This is called the gulp feed detector. Its function is to protectthe transport from possible damage caused by a large bunch of notes passingthrough it.

At the same place in the pick module transport as the gulp feed shaft, thepicked note passes between the LED and sensor device of the pick sensor.This infra-red sensor monitors the size of the picked note and themeasurement obtained by it is compared to the note size values held in theexecution processor’s NVRAM. A mismatch causes the firmware to reject thenote to the purge bin.

Plastic note guides now turn the note into the vertical part of the pickmodule transport and it is driven up to the presenter module.

In the presenter the notes are supported by driven belts. The notes passbetween the LED and sensor of the pre-LVDT/NTS sensor. The signalproduced by this sensor starts the firmware reading of the bill as it movesthrough the rollers of the Linear Variable Displacement Transducer(LVDT)/Note Thickness Sensor (NTS).

The note is then driven fully into the fingers of the stacker wheel whereit moves around with this wheel until stopped by the purge gate. It is thenpushed against the purge drum belt by the revolving stacker wheel. Followingnotes are pushed against the first note until the stack of up to 40 notes iscomplete. The clamp motor is started and drives the twin track cam. Camfollowers, riding in tracks in this cam, close the clamp down on the stack andthen open the purge gate. As the purge gate opens, the stack LED is lifted intoposition opposite its sensor, where it can detect the presence of the stack ofnotes. The stack sensor is then interrogated by firmware and should report“blocked”, indicating the presence of the stack. If the stack is successful andthe stack sensor is blocked (that is, bills are present in the stack position) thenthe firmware move the bills to the transport sensor two positions before theexit sensor (the pre-present sensor, TSEN3). This movement helps to speedthe overall transaction time.

Depending upon the information fed to the firmware by the sensors, thepresent operation can now be carried out or rejected. If the stack operation hasbeen successful, the PRESENT command opens the exit shutter and thepresent motor drives the transport forward and then stops with the stackheld in the present position, from where the cardholder can grip the currencyand pull it from the end of the dispenser. The movement of the stack along thetransport is monitored by infra-red sensors. One sensor, at the end of thetransport (the exit sensor) looks at the stack in the present position. If afault has occurred in stacking then the transport will be driven in reverse bythe present motor until the notes are pushed into the purge bin. Two infra-red sensors monitor the purge transport, the purge path sensor and the purgebin overfill sensor.

If the cardholder fails to take the stack of currency from the exit slot, thetransport can be reversed to drive the stack back to the purge bin.

When the exit sensor is detected clear of bills, the shutter is closed and theclamp is returned to the home position ready for the next dispense operation.

12.6-128DECEMBER 2002



SERVICE AIDSThe following sections contain information relevant to the servicing andoperating procedures of the dispenser assembly.

CURRENCY EVALUATION QUALIFICATION PROCEDURE

NOTE: The 56XX Enhanced Currency Dispenser is calibrated in the sameway as the other dispensers in the previous range of 56XX ATMs andsingularity values previously calculated for these are valid for the 56XXEnhanced Currency Dispenser.

When the first 56XX ATM is received in each country the local FieldEngineering organization must establish the singularity values for each typeof currency to be dispensed. These singularity values must then be entered toevery ATM dispensing that currency, upon initial installation or whenever thedispenser control board or the LVDT/NTS has been changed or repaired.

The currency evaluation qualification procedure can only be performed ona calibrated dispenser. Attempting the procedure on an uncalibrated orincorrectly calibrated dispenser will give incorrect results.

CALIBRATING THE DISPENSER

NOTE: Dispensers are shipped pre-calibrated by the manufacturing plant.Calibration is required if the LVDT, NTS or control board are replaced orNVRAM is corrupted.

The dispenser maintains an internal compensation factor in NVRAM onthe dispenser control board. This compensation factor allows for differencesthat exist between the singularities calculated by different LVDT assembliesbecause of mechanical tolerances. The dispenser adjusts the LVDTcompensation factor automatically as bills of a known singularity value aredispensed. While bills are dispensed the actual average of good single billsingularities is measured over 255 bills. This average is compared to thesingularity figure typed in at installation time and the compensation factor isadjusted accordingly. Initially the compensation factor is set to 80H(equivalent to 1.00) and this is changed automatically by the dispenser andupdated every 255 bills.

To achieve dispenser calibration at least 255 bills of a known singularitymust be dispensed. This may be local currency or test media.

In this procedure you will require to use level 1 diagnostic tests todispense cash and for this reason you need to insert the field engineer’sdiagnostic disk (Product ID D539-0003-0000) in the flex disk drive.

The procedure is as follows:

1. Prepare a cassette to accept the test currency. See Chapter 12.2 for themethod of adjusting cassettes to currency size

2. Set the cassette magnets to indicate cassette type 1. See Chapter 12.2 forthis setting

3. Load the test currency into the cassette4. Insert the cassette into the dispenser5. Put the ATM into supervisor mode

12.6-129


DECEMBER 2002


6. Select the TERMINAL UTILITIES option on the ATM opening menu7. Select the CONFIGURATION option on the utilities menu8. Select the DISPENSER BILL CONFIG option on the CONFIGURATION

menu and check that the following menu appears:

9. Select CHANGE and respond to the prompt screens which appear.

10. Enter the provided bill size parameter for Type 111. Press the Enter key to accept the bill size for types 2, 3, and 4

12. Enter the provided singularity figure for Type 113. Press the Enter key to accept the singularity values for types 2, 3, and 414. Press the Enter key to accept the presentation order and check that you

are returned to the DISPENSER BILL CONFIGURATION screen15. Select the CONFIG MENU activator16. Answer Yes (1) to the prompt to return to the CONFIGURATION menu

12.6-130DECEMBER 2002



17. Select UTILITIES MENU to return to the utilities menu18. Select the MAINTENANCE/DIAGNOSTICS option on the UTILITIES

menu19. Operate the dispenser security switch

NOTE: The dispenser security switch (SW1 on the dispenser control board)is a toggle action switch which can be left in either position during normaldispenser operation.

20. Select the CONTROL MENU activator from the diagnostics menu21. Select CASH ENABLE to ON22. Select CURRENCY DISPENSER on the DIAGNOSTICS menu23. At the CURRENCY DISPENSER menu select the SET NOTES option24. Set the number of bills to be picked, from cassette type 1, to 40. Set types

2, 3, and 4 to 0 (zero)25. Select the LOOP activator at the CURRENCY DISPENSER menu26. Select the DISPENSE test at the CURRENCY DISPENSER menu and

permit the loop count to go at least as far as 7.

The dispenser is now calibrated and you can evaluate the currency to bedispensed as described in the next section.

12.6-131


DECEMBER 2002


ESTABLISHING SINGULARITY AND SIZEIn this procedure you have to cause the ATM to calculate the singularity andsize of 40 dispensed bills five times for each currency you wish to evaluate.Due to the nature of the currency the singularity calculated may vary for eachattempt. Add the five figures and take the average (divide by five and round tothe nearest whole number) and the answers are the singularity and sizevalues you enter to the ATM and to all ATMs using the same currency.

To achieve a good singularity figure the currency loaded for this proceduremust be a mixture of new and used bills. Load the currency so that the sameside of each bill is facing the truck door of the cassette. Put the bills into thecassette in 50 bill bunches, alternately right way up and upsidedown (see theillustration below). This makes sure that variations in inking are allowed for.

The singularity procedure is as follows:

1. Prepare cassettes to accept the denominations of currency you will nor-mally be dispensing from the ATMs. See Chapter 17.2 for the method ofadjusting cassettes to currency size

2. Set the cassette magnets to indicate cassette types 1, 2, 3 and 4 asrequired. See Chapter 17.2 for this setting

3. Load at least 200 bills of each denomination of the currency into the cas-settes

4. Load at least 200 bills of each denomination of the currency into the cas-settes

5. Insert the cassettes into the dispenser6. Put the ATM into supervisor mode7. Select the TERMINAL UTILITIES option on the ATM opening menu8. Select the CONFIGURATION option on the UTILITIES menu

12.6-132DECEMBER 2002



9. Select the DISPENSER BILL CONFIG option on the CONFIGURATIONmenu and check that the following menu appears:

10. Select LEARN and respond to the prompt screens which appear

11. Select SET BILLS to change the number of bills to be dispensed duringthe learn

NOTE: The menus only show the cassette types present in the ATM.

12.6-133


DECEMBER 2002


12. Select the cassette type or ALL to change the number of bills to be dis-pensed

13. Enter the number of bills you want to dispense14. When you have made all the changes you want, select LEARN MENU to

return to the LEARN BILL PARAMETERS menu

NOTE: * The menu now displays the number of bills you have selected foreach cassette.

15. Select the cassette type to learn from, or select ALL if you are measuringcurrency in all the cassette types displayed

16. When the dispenser stops select BILL CONFIG to return to the DIS-PENSER BILL CONFIGURATION menu

17. Make a note of the singularity and size figures on the screen against thecassette type selected or all cassette types if applicable

18. Empty the purge bin as necessary19. Repeat steps 9 to 17 until you have five readings of singularity and size for

each cassette type loaded20. Add each set of five figures and divide the total by five to obtain an aver-

age singularity and size for each cassette type

12.6-134DECEMBER 2002



21. Select CHANGE at the DISPENSER BILL CONFIGURATION menu andrespond to the prompt screens which appear

22. Press Enter to accept any parameters you are not changing23. Enter the calculated bill size and singularity figures for the cassette types24. Select the CONFIG menu activator25. Answer Yes (1) to the prompt to configure the new parameters and return

to the CONFIGURATION menu26. Select UTILITIES menu to return to the UTILITIES menu.

The procedure is now complete. From the UTILITIES menu you can nowenter level 1 diagnostics and dispense notes to test the validity of thesingularity values. A minimum of one cassette full of used notes and onecassette full of new notes of each denomination should be dispensed. Newnotes must be loaded with alternate packs right way up and then upsidedown. Bowed notes must be loaded with the bow towards the note pusher.

A reject rate less than 1.5% must be achieved when dispensing an averageof 2.5 bills per transaction. If the reject rate is greater than this thesingularity and size values should be recalculated.

Calculation of Reject RateThe reject rate is calculated using the following formula. The numbers forrejected bills and total bills picked are taken from tallies.

Reject Rate = Total Bills Picked + Total Number of Rejected Bills

Total Number of Rejected Billsx 100%

12.6-135


DECEMBER 2002


ERROR MESSAGESErrors occurring during bill configuration procedures result in the errormessages described below.

Dispenser Clear Transport ErrorWhen the DISPENSER BILL CONFIG option is selected from theCONFIGURATION menu a CLEAR command is sent to clear the transport ofany bills. If the clear operation fails then the error screen shown below isdisplayed. You return to the CONFIGURATION menu by selecting theCONFIG MENU activator.

Change Parameter ErrorsThe currency parameters are checked for errors as they are entered. If anerror is detected then an error message is displayed in the position indicatedin the following illustration:

The message is shown for two seconds and then you are prompted to enterthe new parameter value again. Once all the parameter values have beenchanged and checked, the main dispenser screen reappears with the newparameter values. If a mistake becomes apparent at this point then the usercan select CHANGE again.

The dispenser parameter error messages are as follows:

� ERROR - VALID RANGE XX - XXX - Parameter value is outside the per-missible range. This applies to bill sizes and singularity values

� DUPLICATE VALUE IN SEQUENCE - A duplicate value has beenentered in the presentation order

12.6-136DECEMBER 2002



� ERROR - INVALID SEQUENCE - The user has input fewer than four val-ues for the presentation order.

Learn Parameter Errors

Cassette Errors During LearnIf an attempt to learn the parameters from a particular cassette type failsthen, providing the error is not fatal, the operation will be tried repeatedlyuntil successful, or a fatal error occurs. Should a fatal error occur then theerror screen shown below appears, and, after 5 seconds, you are returned tothe LEARN menu.

Dispenser Error During LearnThe following screen appears if a fatal dispenser error occurs while learningparameters from the dispenser. Any changes made up to this point can not bewritten to the dispenser therefore you are returned to the CONFIGURATIONmenu via the CONFIG MENU activator:

12.6-137


DECEMBER 2002


Dispenser Read/Write ErrorsIf, while communicating with the dispenser, an error occurs which is not fatal,then the operation is tried repeatedly until it is successful or until a fatal erroroccurs. When a fatal error is encountered then a DISPENSER COMMSERROR screen showing one of the following messages is displayed. TheCONFIG MENU activator on the screen returns you to the configurationmenu.

� UNABLE TO READ PARAMETERS - A fatal error has occurred whilereading data from the dispenser. Unable to read the currently configureddispenser parameters so can not continue with configuration.

� CONFIGURATION NOT COMPLETED - Fatal error while writing data tothe dispenser. The configuration data is written to the dispenser NVRAMusing three separate dispenser calls. One sets the new bill sizes, one setsthe new singularity values and the third sets the new presentation order.Because the data is split into three parts, if this type of error occurs thenthe dispenser configuration is incomplete.

12.6-138DECEMBER 2002



ELECTRICAL AND MECHANICAL ADJUSTMENTSThis section describes the adjustments for the 56XX Enhanced CurrencyDispenser.

NOTE: The 56XX Enhanced Currency Dispenser is fitted with either anLVDT, an NTS or an LVDT Ferrite/Sensing PCB Coils Version.

NOTE: The LVDT Ferrite/Sensing PCB Coils Version (introduced November2000) replaces the NTS.

DRIVE BELT TENSIONProceed as follows to adjust the tension of the drive belt from the main motorto the intermediate pulley.

NOTE: The safety cover has to be removed from the side of the presenter tomake this adjustment.

1. Check for a deflection of 4.0 mm (0.16 in.) when a force of 1.0 N (0.21 lb.) isapplied to the mid span of the drive belt.

2. If the tension is wrong, loosen the four mounting screws (1).3. Move the main motor (2) to adjust the belt tension4. Tighten the screws (1) and check the tension again.5. Repeat the adjustment until the correct tension is achieved.

12.6-139


DECEMBER 2002


OLDER VERSION LVDT SETTING STUDS

NOTE: The following paragraphs describe the Removal, Replacement andAdjustment procedures for the older version LVDT.

Older version LVDT assemblies are supplied with the setting studs in place(as shown in the above illustration). These studs must not be removed untilthe LVDT is installed in a dispenser as, otherwise, the pivot arm will move toofar under spring pressure and will bend the armatures. Similarly, the settingstuds should be put into an LVDT before removing it from the dispenser.

REMOVING THE OLDER VERSION LVDT

CAUTION

Read the section “Older Version LVDT Setting Studs” beforecarrying out the following procedure.

To remove the LVDT in the field:

1. Make sure you have access to both sides of the dispenser.2. Disconnect plugs J7 and J9 from the control board.3. Ease forward the bottom of the control board and mounting plate assem-

bly. Lift and pull forward the assembly (at the top) to detach it from thedispenser chassis.

4. Allow the control board and mounting plate to hang free. As there is nostrain relief on the cables, take care not to put unnecessary weight on theassembly.

5. Insert the two setting studs into the LVDT and tighten them with a screw-driver.

6. Remove the four screws retaining the LVDT - two at either end.

NOTE: Place the four screws you have just removed into a suitablecontainer. You will require these screws when the LVDT is refitted orreplaced.

7. If necessary, loosen the tie-bar directly behind the LVDT to release lateralpressure on the LVDT from the chassis.

8. Slide the LVDT forward out of the dispenser, taking care not to trap anywires.

12.6-140DECEMBER 2002



REPLACING THE OLDER VERSION LVDT

CAUTION

Read the section “Older Version LVDT Setting Studs” beforedoing the following procedure.

Fitting the replacement LVDT is a reversal of the removal procedureexcept for the tie-bar alignment, possible adjustment of the Line 2 shaftassembly end-play and armature height adjustment.

Tie-Bar AlignmentWhen securing the tie-bar, check that the flyaway guides are positionedtightly against the rear of the LVDT bar as shown in the following illustration.

Shaft Assembly End-Play AdjustmentWhen the LVDT and tie-bars are secure, measure the end-play of the Line 2shaft assembly.

CAUTION

Ensure that this end-play adjustment is achieved otherwise itwill not be possible to calibrate the dispenser accurately.

Measure the end-play at the point shown in the following illustration.

12.6-141


DECEMBER 2002


The end-play should be 0.3+ 0.1 mm. (0.012+ 0.004 in.).

If the end-play is not within specification, the following action is requireddepending on whether the end-play is greater than or less than thespecification.

Insufficient End-PlayRemove the circlip and gear from the Line 2 shaft assembly (refer toillustration above). On removal of the circlip and gear, shims are exposed thatare located between the gear and the clamp plate. Take one shim off the shaftand refit the gear and circlip.

Measure the end-play again, and if insufficient end-play still exists repeatthe end-play adjustment from the beginning.

Excess End-PlayIf excess end-play is present, remove the circlip and gear from the Line 2 shaftassembly. Slide a new shim on to the shaft towards the clamp plate then, refitthe gear and circlip. Measure the end-play again.

Repeat as necessary until the end-play is within specification.Shim part numbers are:

� 0.25 mm (0.01 in.) = 445-0564139� 0.38 mm (0.015 in.) = 445-0564169.

AdjustmentsThe last step is to adjust the LVDT multiple bill detect system as described inthe section “Older Version LVDT Adjustment”.

12.6-142DECEMBER 2002



OLDER VERSION LVDT ADJUSTMENTThe three figures below show the components of the LVDT assembly which areadjustable.

Enhanced Dispenser Control Board

12.6-143


DECEMBER 2002


ASIC Currency Dispenser Control Board

1

12.6-144DECEMBER 2002



The two LVDT systems require independent adjustment as follows:

1. Connect the left-hand-side terminal post (No.1) of link J16 on the dis-penser control board to the centre terminal post of the link

2. Slacken the grub screw (3)3. Back off the adjusting screw (1)4. Screw in the adjusting screw (1) until LED D34 on the enhanced board

(D35 ASIC board) illuminates5. Turn the screw down two full revolutions of the thread past this point6. Run the diagnostics CLEAR test and unscrew the adjusting screw (1) until

LED D34 on the enhanced board (D35 ASIC board) just begins to flashwhile the dispenser is running

7. Repeat the CLEAR test until you achieve this adjustment8. Tighten the grub screw (3) to lock the correct adjustment. Take care not to

disturb the setting9. Move the connection on link J16 to connect the centre post to the right-

hand-side post10. Slacken the grub screw (4)11. Back off the adjusting screw (2)12. Screw in the adjusting screw (2) until LED D34 on the enhanced board

(D35 ASIC board) illuminates13. Turn the screw down two full revolutions of the thread past this point14. Run the diagnostics CLEAR test and unscrew the adjusting screw (2) until

LED D34 on the enhanced board (D35 ASIC board) just begins to flashwhile the dispenser is running

15. Repeat the CLEAR test as many times as required to achieve this adjust-ment

16. Tighten the grub screw (4) to lock the correct adjustment. Take care not todisturb the setting.

The system is correctly set up when LED D34 on the enhanced board (D35ASIC board) flashes while the dispenser is running with either pair ofterminal posts on link J16 connected.

After the LVDT adjustment the dispenser should be calibrated asdescribed in the section “Calibrating The Dispenser”.

12.6-145


DECEMBER 2002


Electronic VerificationThe following procedure verifies the LVDT adjustment:

1. Load a cassette with test dollars with a known singularity value of 65H.2. Set singularity value to 65H.3. Run 300 bills.4. Run 1 000 bills.5. Plot normalized singularity values for 1000 bills.6. Check that the change in the normalized value between two consecutive

sets of 40 bills is no greater than 5% over 25 dispenses of 40 bills.

REPLACING AN ENHANCED CURRENCY DISPENSER CONTROLBOARD WITH AN ASIC CURRENCY DISPENSER CONTROL BOARD

The ASIC Currency Dispenser Control board is designed to replace theenhanced board.

NOTE: The NTS can only operate with an ASIC Currency Dispenser controlboard. The LVDT can operate with an enhanced or ASIC CurrencyDispenser Control board.

To replace an Enhanced Currency Dispenser Control board with an ASICCurrency Dispenser Control board, proceed as follows;

1. Make sure you have access to both sides of the dispenser2. Disconnect harness plugs J1 to J15 from the dispenser control board3. Remove and retain the four screws and nuts securing the dispenser con-

trol board (shown in the following illustration)4. Unclip the 5 plastic stand offs (shown in the following Enhanced Currency

Dispenser Control board illustration).

±

12.6-146DECEMBER 2002



5. Remove the enhanced board and replace with the ASIC board6. Clip the 5 plastic stand offs back into position7. Replace the four screws and nuts (removed earlier in step 3)8. Reconnect harness plugs J1 to J15.

REPLACING AN OLDER VERSION LVDT WITH AN NTSBefore attempting to replace an LVDT with an NTS, make sure that you havethe following:

� Presenter with holes to secure the NTS

NOTE: The following table lists the MIPs for presenters that can be fittedwith an NTS:

� 10-way ribbon connector (part number 4450623406); to connect the NTS tothe ASIC Currency Dispenser Control board


5670 08-4069 08-31728195

5674 08-14241 08-30365447

5675 08-19838 08-30368644

5684 08-19592 08-31730068

5685 08-22922 08-31727068

5688 08-4126 08-30371682

C2 9J7

J16D 34

U 57

J 8 J9

J1 0U 7

U8

D 25

D 26

C 8

C7

C1

C 2

C 30

C 31D 40

D 41

U 72

U 71

U 61

U6 2

U6 3

U 6 4

U6 5 Y 1

U5 2U6 6U 75

D 1 7D 1 8D 1 9D 20D21D 22D 23D 24

U 74

B1

D 4 6 D4

2

J2

Q2

C 32

J3U 78

U 73

U 68

C 23

J1

C 2 0 C 18 C 17C11

C 1 2 D 16

D 15

D 14

D 13

D 12

D 11

D 10

D 9

D 8

D 7

D 6

C 1 9

U 56

U 41D 27

Q 1

R4 R 2

C5

R 3 R1U 29

U3 0

D31

D3 2

C 21

U 47U 55

U 1 2U2 0

C 16U 40

U 28U 39U51U 60

U 3

U 4

SW 1

U 67

J15R 5 U 54

U 38

U 27 C 4U 17

J4

U 76Y 2

U 70

U 69 U5 3

U 4 9

U 50

D 5

D 4

D 3

D 2

D 1

U 2

U 1

U6U9

U 10

U11

C 9

U 16

U 19

U 25

U 26

D 28

D2

9

D 30

U 37 U2 4

U2 3

U2 2

U3 5

U 3 6D 45D 39

D 38D4 4

U 77

D 34

J5U 34

C 3

J13

U 5

U3 3

U 1 8U 32U 4 6

C 1 5

U 31U4 2

C 28C 27

D 36

D 35

D 37C 26

C2 5

C 2 4

U 58

U 59

D 33

U4 5

U 48

C2 2

C 13

C 1 4

U 15

U 21U 1 4

J11

C 1 0

J 12J 14

U 13

C 6

J6

U 4 4

U 43

12.6-147


DECEMBER 2002


� note guide shaft (part number 4450596743) and retaining screws (partnumber 0090006593)

� shaft guide support (part number 4450620049).

NOTE: The NTS requires an ASIC Dispenser Control board to operatecorrectly. The NTS replaces the LVDT used on earlier versions of thecurrency dispenser.

To replace the LVDT with an NTS:

1. Make sure you have access to both sides of the dispenser

CAUTION

Read the section “Older Version LVDT Setting Studs” beforeremoving the LVDT.

2. Remove the LVDT. Follow the procedure detailed earlier, “Removing TheOlder Version LVDT”.

NOTE: If the currency dispenser is fitted with an Enhanced CurrencyDispenser Control board, replace it with an ASIC Currency DispenserControl board. Follow the procedure detailed earlier; “Replacing AnEnhanced Currency Dispenser Control Board With An ASIC CurrencyDispenser Control Board”.

3. Unclip the plastic flyaway guides and remove the bar-note guide retainingbar (part number 4450614345)

4. Re-clip the plastic flyaway guides

NOTE: Ensure the plastic flyaway guides are properly located into thegrooves.

5. Insert the note guide shaft (part number 4450596743) and secure in posi-tion with the two retaining screws (part number 0090006593)

NOTE: Ensure the plastic flyaway guides are properly located in the grooves

12.6-148DECEMBER 2002



in the note guide shaft.

6. Insert the shaft guide support (part number 4450620049) and secure it inposition with the two dowel screws (part number 4450603755) and wash-ers (part number 0078735104); use two of the screws and washers thatyou removed from the LVDT

7. Slide the NTS into the dispenser

NOTE: Take care not to trap any wires.

8. Secure the NTS (part number 009-0011106) in position using the fourretaining screws (part number 0077022535) and washers (part number0078735104)

12.6-149


DECEMBER 2002


9. Connect plug J8 on the dispenser control board to the NTS connectorusing the 10-way ribbon connector (part number 4450623406)

10. Refer to “NTS ADJUSTMENTS”, detailed later in this section.

REMOVING THE NTSTo remove the NTS in the field:

1. Make sure you have access to both sides of the currency dispenser2. Disconnect plug J8 from the dispenser control board3. Ease forward the bottom of the dispenser control board and mounting

plate assembly. Lift and pull forward the assembly (at the top) to detach itfrom the dispenser chassis

4. Allow the control board and mounting plate to hang free

NOTE: Take care not to put unnecessary weight on the assembly

5. Remove the four screws retaining the NTS (two at either end)6. Slide the NTS forward out of the dispenser, taking care not to trap any

wires.

REPLACING THE NTSFitting a replacement NTS is the reversal of the removal procedure.

NTS ADJUSTMENTSNo adjustments are required. The NTS is automatically calibrated undersoftware control.

NTS Electronic VerificationThe following procedure verifies the NTS is operating correctly:

1. Load a cassette with test dollars with a known singularity value of 65H.2. Set singularity value to 65H.3. Run 300 bills.4. Run 1 000 bills.5. Plot normalized singularity values for 1000 bills.6. Check that the change in the normalized value between two consecutive

sets of 40 bills is no greater than 5% over 25 dispenses of 40 bills.±

12.6-150DECEMBER 2002



REMOVING THE LVDT (Ferrite/Sensing PCB Coils Version)Introduced November 2000.

NOTE: There is no field adjustment on this LVDT version.

1. To remove the LVDT in the field:2. Make sure you have access to both sides of the dispenser.3. Unscrew and remove the two screws securing the bottom of the control

board and mounting plate assembly to the dispenser chassis.

4. Ease forward the bottom of the control board and mounting plate assem-bly. Lift and pull forward the assembly (at the top) to detach it from thedispenser chassis.

12.6-151


DECEMBER 2002


5. Allow the control board and mounting plate to hang free. As there is nostrain relief on the cables, take care not to put unnecessary weight on theassembly.

6. Disconnect plug NTS-BD from the LVDT board.

12.6-152DECEMBER 2002



7. Remove the four screws retaining the LVDT - two at either end.

8. Slide the LVDT forward out of the dispenser, taking care not to trap anywires.

REPLACING THE LVDT

1. Fitting the replacement LVDT is a reversal of the removal procedure.

ELECTRONIC VERIFICATION

1. The following procedure verifies the LVDT adjustments:2. Load a cassette with the test dollars with known singularity value of 65H.3. Set singularity value to 65H.4. Run 300 bills.5. Run 1 000 bills.6. Plot normalized singularity values for 1 000 bills.7. Check that the change in the normalised value between two consecutive

sets of 40 bills is no greater than 5% over 25 dispenses of 40 bills.

ADJUSTMENTThe LVDT does not require any adjustments; it is automatically configuredunder software control.

12.6-153


DECEMBER 2002


PICK MODULE TIMING

The above illustration shows a typical 56XX front access presenter module(5670 ATM version).The adjustment procedures in this section are described for single and doublepick modules. The aim of these procedures is to attach correctly timed pickmodules below the presenter with the timing disks of the pick units aligned tothe timing marks 1, 2, 3, and 4, reading from the topmost pick module to thebottom.

The 56XX Enhanced Currency Dispenser is built in the followingconfigurations:

NOTE: 1. Where there is a mixture of Aria and 56XX pick modules, then theAria must always be the bottom pick module.

NOTE: 2. When the Aria Double Pick Module is present in a 56XX EnhancedCurrency Dispenser, the presenter timing must be advanced one tooth.Refer to Chapter 12.9 for the Aria adjustment procedures.

1 High Dispenser 2 High Dispenser 3 High Dispenser 4 High Dispenser

Presenter Presenter Presenter Presenter

P1 Timing Disk = 1 P2 Timing Disk = 1 P2 Timing Disk = 1 P2 Timing Disk = 1

Timing Disk = 2 Timing Disk = 2 Timing Disk = 2

P1 Timing Disk = 3 P2 Timing Disk = 3

Timing Disk = 4

P1 = Single Pick Module

P2 = Double Pick Module

12.6-154DECEMBER 2002



You must carry out the procedures in the order given:

� Separating the Pick Units of the Double Pick Module� Pick Unit Internal Timing� Double Pick Module Pick Unit Relationship� Presenter Timing� Pick Module to Presenter Timing

� 1 High Dispenser � 2 High Dispenser� 3 High Dispenser� 4 High Dispenser.

NOTE: To achieve the adjustments on dispensers with one to three pickmodules, the security plates on the bottom pick module must be removed.

56XX DOUBLE PICK MODULE

Separating the Pick Units of the 56XX Double Pick ModuleTo adjust a double pick module you must first isolate the gear trains of the twopick units by removing the 42-tooth idler gear (part number 445-0587791)shown in the following figure.

Retain the idler gear, the retaining ring (445-0009571) and the spacer(445-0603109) until required to reinstall them in the procedure “Joining thePick Units of the Double Pick Module”.

12.6-155


DECEMBER 2002


Pick Unit Internal TimingThe only relationship to be set in the pick unit is between the pick wheel andthe cam driven vacuum arm line.

NOTE: In a double pick unit make the adjustment on the upper pick unitfirst

The method of setting is as follows:

1. Position the teeth mesh between the drive segment and pick line so thatthe upper tooth of the drive segment is above the upper tooth of the pickline.

2. Break off the 12 mm wide idler gear directly below the pick line (left sideof the module looking from the currency cassette), see the following illus-tration:

12.6-156DECEMBER 2002



.

3. Rotate the gears of the pick module transport until the pick D wheel isfree of its mating tension wheel.

4. Rotate the drive cluster in a clockwise direction until the D timing markon the timing disk lines up with the timing sensor body.

5. Rotate the gears of the pick module transport until the interrupted part ofthe pick D wheels is away from the pick arms. Turn the gears until a gapof from 0.5 mm 0.5 mm (0.02 in. 0.02 in.) exists between the leadingedges of the pick D wheels and the tension wheels as shown in the first fig-ure above.

6. Replace the idler gear with a new gear. Be careful not to dislodge the set-ting.

7. On a double pick module carry out steps 1 to 6 on the lower pick unit.

NOTE: The part number of the 12 mm wide idler gear is 445-0587808.

Double Pick Module Pick Unit RelationshipWhen the internal timing of both pick units of the double pick module hasbeen set, the pick units have to be locked in a fixed timing relationship.Proceed as follows:

1. Rotate the gear train of the upper pick unit to move the timing disk in aclockwise direction until the 1 timing mark on the drive cluster timingdisk lines up with the timing sensor body.

± ±

12.6-157


DECEMBER 2002


CAUTION

Always rotate the gear train in its normal direction of travel.The pick timing disks should turn clockwise. Do not move thegear train backwards and forwards.

2. Rotate the gear train of the lower pick unit until the 2 timing mark on thedrive cluster timing disk lines up with the timing sensor body.

3. Put the 42-tooth idler gear (removed in the procedure “Separating thePick Units of the Double Pick Module”) back in position, to lock the twopick units in a fixed relationship. Take care not to dislodge the settings.

Presenter TimingPrepare the presenter to accept pick modules, as follows:

NOTE: The bill transport arrangements vary in the front access, rear accessand through-the-wall presenters but the location of the presenter timinggears is constant.

12.6-158DECEMBER 2002



1. Remove the circlip retaining the stacker line gear (1) and disengage thegear from the idler gear, without removing it from the hex on the shaft.

2. Rotate the stacker line gear (1) to a position where any of its twelve trian-gular timing marks (3) is next to the timing stud (2) in the frame. Re-engage the gear and refit the circlip.

Pick Module To Presenter TimingOnce the pick modules and presenter have been prepared, as in the previousprocedures, the pick modules can be assembled with a presenter to producethe complete currency dispenser.

CAUTION

The dispenser is heavy. Get help to lift it.

1 High Dispenser

1. Rotate the gear train of the single pick module to move the timing disk ina clockwise direction until the 1 timing mark on the drive cluster timingdisk lines up with the timing sensor body (see above illustration).

CAUTION

Always rotate the gear train in its normal direction of travel.The pick timing disk should turn clockwise. Do not move thegear train backwards and forwards.

2. Attach the pick module to the presenter, taking care not to dislodge thesettings.

3. Check that the timing marks are aligned. Timing mark 1 should be in linewith the timing sensor body and a presenter timing arrow should be nextto the timing stud.

12.6-159


DECEMBER 2002


2 High Dispenser

1. Rotate the gear train of the double pick module to move the timing disksin a clockwise direction until the 1 timing mark on the upper drive clustertiming disk lines up with the timing sensor body.

CAUTION


2. Check that the 2 timing mark on the lower drive cluster timing disk linesup with the timing sensor body.

3. Attach the double pick module to the presenter, taking care not to dislodgethe settings.

4. Check that all the timing marks are aligned. Timing marks 1 and 2 shouldbe in line with their respective timing sensor bodies and a presenter tim-ing arrow should be next to the timing stud.

3 High Dispenser

CAUTION

Always rotate the gear train in its normal direction of travel.The pick timing disk should turn clockwise. Do not move thegear train backwards and forwards.

1. Rotate the gear train of the double pick module (observe the cautionabove) to move the timing disks in a clockwise direction until the 1 timingmark on the upper drive cluster timing disk lines up with the timing sen-sor body.


3. Attach the pick module to the presenter, taking care not to dislodge thesettings.

4. Rotate the gear train of the single pick module (observe the caution above)to move the timing disks in a clockwise direction until the 3 timing markon the cluster timing disk lines up with the timing sensor body.

5. Attach the single pick module to the bottom pick module of the double pickmodule, taking care not to dislodge the settings.

6. Check that all the timing marks are aligned. Timing marks 1, 2, and 3should be in line with their respective timing sensor bodies and a pre-senter timing arrow should be next to the timing stud.

12.6-160DECEMBER 2002



4 High Dispenser

1. Rotate the gear train of the first double pick module to move the timingdisks in a clockwise direction until the 1 timing mark on the upper drivecluster timing disk lines up with the timing sensor body.

CAUTION



3. Attach the double pick module to the presenter, taking care not to dislodgethe settings.

4. Rotate the gear train of the lower double pick module (observe the cautionabove) to move the timing disks in a clockwise direction until the 3 timingmark on the upper drive cluster timing disk lines up with the timing sen-sor body.


6. Attach the double pick module to the bottom of the first double pick mod-ule, taking care not to dislodge the settings.

7. Check that all the timing marks are aligned. Timing marks 1, 2, 3, and 4should be in line with their respective timing sensor bodies and a pre-senter timing arrow should be next to the timing stud.1.

NOTE: 1. For dispenser assembly the procedure can be carried out bybuilding from pick unit 4 upwards with the presenter added last.

NOTE: 2. Re-configuration is required when downgrading from four to three,three to two, or two to one pick modules. The NVRAM must be cleared tode-configure the removed pick modules.

12.6-161


DECEMBER 2002


LEVEL 0 DIAGNOSTIC TESTING


D 17

D24

U5

U13

12.6-162DECEMBER 2002



ASIC CURRENCY DISPENSER CONTROL BOARD

The following paragraphs describe the unique features of the on-board level 0tests on the Dispenser Control board. This description applies to the dispensercontrol circuit on the board, refer to Chapter 2.3 on the Self ServicePersonality Module for the SDC node tests.

SWITCHES AND LEDs INTERFACEThere are two sets of switches and LEDs on the Dispenser Control board.

On the Enhanced Dispenser Control board the switches at location U5 andLEDs D17, 18, 19, and 20 are used to select and report on the tests on the SDCnode circuit. The switches at U13 and LEDs D21, 22, 23, and 24 select andreport on the tests on the dispenser execution circuit (described in thissection).

On the ASIC Dispenser Control board the switches at location U16 andLEDs D31, 32, 33, and 34 are used to select and report on the tests on the SDCnode circuit. The switches at U1 and LEDs D17, 18, 19, and 20 select andreport on the tests on the dispenser execution processor circuit (described inthis section).

D 31D32D33D34

U16

D17 - D20

E xecutionP rocessorS witchP ack

S DC Com m andSwitch Pack

12.6-163


DECEMBER 2002


MODE OPTIONSwitch SW8 (of set U13) is used to determine which method of testing is to beused. If SW8 is OFF then diagnostics are performed in start-up mode. If SW8is ON then diagnostics are run in Test Mode (that is, either selected or run-to-run tests).

ON-BOARD SWITCH SETTINGSThe on-board switch settings are as shown in the following table:

� SW7 - Loop Option:� OFF = Run test sequence once� ON = Run test sequence indefinitely (according to error option)

� SW6 - Error Option (valid only if SW7 is ON)� OFF = Halt on error� ON = Continue on error.

NOTE: Switch 8 (SW8) on the switchpack corresponds to the mostsignificant bit.

LEDsWhile a test is being executed its test number is displayed on LEDs D21-

D23 (LEDs D17 to D19 on the ASIC board). LED D24 (D20 on the ASIC board)“OFF”.

For example:

NOTE: LED D24 (D20 on the ASIC board) is always ON if an error code isbeing displayed.

TEST SEQUENCES

Test Mode SW8 SW7 SW6 SW5 SW4 SW3 SW2 SW1

Start-up 0 X X X X X X X

Run To Run 1 SW7 SW6 0 0 0 0 0

Selected 1 SW7 SW6 0 <---------TEST ID---------->

0 = Switch OFF/OPEN

1 = Switch ON/CLOSED

X = Don’t Care

LED 24 23 22 21

0 <-------Test ID----->

Test No. Hex

Test Description Start-Up Run-To-Run Selected

01 Micro-Controller Confidence and EPROM Sum Test

X X X

02 SRAM Data Test X X X

03 SRAM Address Test X X X

04 All RAM Data Test X

05 All RAM Address Test X

06 I2C Bus Test X

12.6-164DECEMBER 2002



TEST DESCRIPTIONSThe following subsections define each test in turn. Each subsection identifiesthe switch settings which cause the test to be executed.

TEST ROUTER

PurposeThe Test Router controls the way in which the Level 0 Diagnostics executes.

DescriptionThe sequence of testing is as follows:

1. Check Register Bank 02. Read L0 switches and execute the appropriate test or test sequence.

Test Selection

Test Results

NotesThe error codes displayed by the router do not flash.

If the LEDs indicate 0FH then the MCU is probably held in a RESETstate.

TEST 01H - MICROCONTROLLER CONFIDENCE AND EPROM SUM-CHECK

PurposeTo test the Micro-Controller, MCU and check that the contents of the EPROMis valid.

DescriptionThe following functions are performed:

� Check the required MCU commands, flags and registers needed to per-form a sum check on the EPROM

� Perform EPROM sum check� Perform Internal RAM checking - using rolling ones technique� Check remaining MCU commands, flags and registers� Test micro-controller internal functions

� Timers� Serial Channel.

Switch Number SW8 SW7 SW6 SW5 SW4 SW3 SW2 SW1

X X X X X X X X

LED Status

00 Start-up Passed

0D Bad Switch Setting

0E CPU Quick Check Failed

12.6-165


DECEMBER 2002


Test Selection

Test Results

NotesOn power up the LEDs should be 0FH. If LEDs stay at 0FH the MCU isprobably held in a RESET state.

The top two bytes of EPROM are reserved for L0 diagnostics. Thechecksum value is stored here.

TEST 02H - SRAM DATA

PurposeTo test all SRAM not allocated as non-volatile RAM (NVRAM).

DescriptionThe following sequence is executed:

1. SRAM data area boundaries are calculated as follows:Check for NVRAM area check bytes -

2. First two bytes of SRAM under test checked for any faults external toSRAM.

3. A one is rotated through each byte in SRAM under test to check for inter-nal SRAM faults.



Run-To-Run 1 SW7 SW6 0 0 0 0 0

Selected 1 SW7 SW6 0 0 0 0 1

LED Status

00H Pass code

08H MCU ALU fault

09H MCU RAM fault

0AH MCU Timer fault

0BH MCU Interrupt Control Register fault

0CH MCU Serial Control Register fault

ODH EPROM sumcheck fail

Location Byte

01FFFH 0AAH

01FFEH 055H

01FFDH 000H

01FFCH 0FFH

01FFBH High byte of NVRAM base

01FFAH Low byte of NVRAM base

12.6-166DECEMBER 2002



Test Selection

Test Results

NotesThe board is populated with only one SRAM.

TEST 03H - SRAM ADDRESS

PurposeTo check that there are no hard faults on memory not allocated as NVRAM.

Description The following sequence is executed:

1. Write 00H to all SRAM under test and verify.2. Write 0FFH to Byte 0 of SRAM under test and verify.3. Read back from locations given by enabling one and only one address line.

These are the diagonal addresses (1,2,4,8...). If an address line fails to allof SRAM under test the data read back is 0FFH. If an address fails inter-nally to one bit of SRAM, then the data read back is neither 00H or 0FFH.

Test Selection

Test Results

NotesIf board is populated with only one SRAM then error codes refer to upper or





LED Status

00H Pass code

08H Internal data error in lower part of SRAM (000H-0FFFH)

09H Internal data error in upper part of SRAM (1000H-01FFFH)

0AH External data fault on SRAM





LED Status

00H Pass code

08H Data error while verifying 00H write

09H Data error while verifying 0FFH write - at address 0000H

0AH SRAM address bus error in lower 8 lines BA0-7

0BH SRAM address bus error in upper 8 lines BA8-15

OEH Chip select fault

12.6-167


DECEMBER 2002


lower half of memory.

TEST 04H - ALL RAM DATA

CAUTION

This test will destroy any data stored within RAM area allo-cated as NVRAM.

PurposeThis test has the same purpose as Test 02H except that all populated RAM istested.

DescriptionAs per Test 02H except that Step 1 is missed and all populated RAM is tested.

Test Selection

Test Results

TEST 05H - ALL RAM ADDRESS

CAUTION

Any data held in NVRAM allocated area will be destroyed.

PurposeAs in Test 03H except that all populated RAM is tested.

DescriptionAs in Test 03H except that Step 1 is missed and all populated RAM is tested.

Test Selection



LED Status

00H Pass code

08H Internal data fault in lower SRAM (0000H-0FFFH)

09H Internal data fault in upper SRAM (1000H-1FFFH)

0AH External data fault on lower SRAM



12.6-168DECEMBER 2002



Test Results

TEST 06H - I2C BUS

PurposeTo test that the I2C BUS on the 80C652 is fully functional.

DescriptionTo test the following sequence on the I2C BUS:

1. Initialize the I2C hardware.2. Generate a start condition.3. Set up the address of the Pick Module being tested and enter Master

Transmit Mode.4. Write data to the Pick Module.5. Generate a stop condition.6. Repeat steps 1. and 2.7. Set up the address of the Pick Module being tested and enter Master

Receiver Mode.8. Read data from Pick Module.9. Generate a stop condition.

NOTE: 1. The status register (S1STA) is checked after each of the abovesteps for errors.

NOTE: 2. This test only attempts to interface with the first Pick Module.

NOTE: 3. For this test to pass the first Pick Module must be attached. If noPick Module is attached then an Error Code of 0BH will be displayed.

Test Selection

LED Status

00H Pass code

08H Data error while verifying 000H write

09H Data error while verifying 0FFH write - at address 0000H

0AH SRAM address bus error in lower eight lines

0BH SRAM address bus error in upper eight lines

0EH Chip select fault



12.6-169


DECEMBER 2002


Test Results

LEVEL 1 DIAGNOSTIC TESTS

DIAGNOSTICS TEST MENUSThe currency dispenser diagnostics test menus are as follows:

Looping is allowed on certain tests.

CLEARThe Clear test drives any bills left in the transport, into the purged bills area.

LED Status

00H Pass code

08H Stop condition not generated error

09H Serial interrupt not requested error

0AH Start condition not generated error (Transmit mode)

0BH ACK not received error when setting up slave address and data direction bit (Write).

0CH Data byte not transmitted error

0DH Start condition not generated error (Receive mode)

0EH ACK Not received error when setting up slave address and data direction bit (Read).

0FH Data byte not received error

12.6-170DECEMBER 2002



SET NOTESThe Set Notes test allows you to set the number of notes (bills) to be picked,from each cassette type present. If the combined maximum number of notes isgreater than 40 the test fails and displays “Invalid number of notes”. You arethen prompted to “Set notes for cassette X”.

A default of five bills is picked if no number is entered.

STACKThe Stack test picks a number of bills, from each cassette type, and stacksthem for presentation.

A default of five bills is picked, from each cassette type, unless changedusing the “Set Notes” option.

NOTE: This test is not offered unless there has been a change of state of thedispenser security switch after entry to diagnostics, and the “CashEnable” option on the control menu is set ON.

PRESENTThe Present test moves previously stacked bills to the exit slot for removal.


DISPENSEThe Dispense test performs the Stack and Present tests in a single operation.

A default of five bills is picked, from each cassette type, unless changedusing the “Set Notes” option.


MAIN MOTORThe Main Motor test tests the pick/stack transport drive motor.

SELF TESTThe Self Test test picks one bill from each pick module, with a cassetteinstalled, and moves the bills into the purge bin. The exit shutter is thenexercised.

EXIT SHUTTERThe Exit Shutter test checks the exit shutter sensors while the shutter isenergized (open) and again when it is de-energized (shut).

SENSOR/SWITCH STATUSThe Sensor/Switch Status test determines the state of all sensors/switchesand reports them as M_DATA.

PRESENTER BILL DRIVEThe Presenter Bill Drive test activates the presenter bill drive at two speeds,fast and slow, in both the forward and reverse directions.

12.6-171


DECEMBER 2002


LEARN BILL PARAMETERSThe Learn Bill Parameters test instructs the firmware to learn the billparameters. The test is only offered for configured cassettes. Forty bills arepicked from a selected cassette, inspected for width and singularity, and thendeposited in the purge bin.

The bill width and singularity is returned as T_DATA.

PRESENTER CLAMPThe Presenter Clamp test exercises and monitors the presenter clamp.Theoutcome of the test is returned as M_DATA.

PICK VALVEThe Pick valve test energizes the main motor and the pick valve of the pickmodule, in the selected position, for a period of 10 seconds.

NOTE: 1. No feedback is provided for this test. You have to manually confirmthe operation of the valve.

NOTE: 2. All currency cassettes must be removed from the dispenser for thistest to run.

SDC TURNAROUNDThe SDC Turnaround test carries out a turnaround test between the SDCservice and the module.

RUN-TO-RUNThe Run-To-Run test automatically performs the following tests, in sequence:

� Clear� Sensor/Switch status� Presenter clamp� Presenter bill drive� Self Test� Exit shutter� Dispense (only if the security switch has been operated, refer to “Dis-

pense”).� Clear.

Gulp Feed Detector SwitchCheck the action of the gulp feed detector switch by triggering the switchduring a CLEAR test. The dispenser should stop instantaneously.

M_STATUS AND M_DATAThe M_STATUS codes and M_DATA returned for the currency dispenser arelisted in the NCR publication, B006-6273-A000, 56xx/Personas Self-ServiceFinancial Terminals Diagnostic Status Code Notebook.

12.6-172DECEMBER 2002



CURRENCY DISPENSER TI

Diagnostics Test MenuThe currency dispenser TI diagnostics test menu is as follows:

TAMPER INDICATIONThe Tamper Indication test displays the status of the dispenser tamperindicator as M_DATA.

LEVEL 3 DIAGNOSTICS

S_DATAThe S_DATA returned for the currency dispenser are:

S_DATA Meaning

00 GOOD (No error).

01 ROUTINE (Minor fault).

02 WARNING (May require attention).

03 SUSPEND (Possible customer tampering).

04 FATAL (Requires immediate attention).

12.6-173


DECEMBER 2002


TALLIESThe tallies recorded for the currency dispenser are:

Transaction Tallies

Tally Description

PKFAIL 1 Pick attempt failure. A dispense attempt reported a pick failure on virtual cassette number 1. This tally is not incremented if the cassette low media sensor is acti-vated.

PKFAIL 2 As PKFAIL 1 for virtual cassette number 2.



SIZEERR1 Bill size errors. A dispense attempt was not successful because at least one undersize, oversize or extra bill was detected from virtual cassette number 1.

SIZEERR2 As SIZEERR1 for virtual cassette number 2.



DOUBLE1 Double bill errors. A dispense attempt was not successful because at least one double bill was detected from virtual cassette number 1.

DOUBLE2 As DOUBLE1 for virtual cassette number 2.



REJECT1 Bills picked from virtual cassette number 1 and purged due to bill verification errors. This count does not include good bills picked and purged during dispense by position.

REJECT2 As REJECT1 for virtual cassette number 2.



PICKED 1 Bills picked and successfully stacked from virtual cassette number 1 or success-fully diverted during dispense by position.

PICKED 2 As PICKED 1 for virtual cassette number 2.



DISP OPS Dispense, dispense by position or clear main transport operations attempted.

TRANSEN Dispenser transport sensor fault or transport jam. A dispense or zero dispense attempt was not successful because a fault was detected on one of the dis-penser transport sensors:

- Pick sensor for each cassette

- Transport pre-LVDT/NTS sensor

The fault may have occurred for a number of reasons:

- Sensor blocked initially (jam or sensor fault).

- Bill not seen under sensor at correct time (jam or sensor fault)

- Bill did not clear sensor at correct time (jam or sensor fault)

- Main motor timing disk failure (jam or sensor fault).

COMMINIT Communications initiated between the command processor and the execution processor. The communications may have been:

- Sending a command message

- Receiving a resultant status message.

This tally is incremented once for every thousand communications initiations.

COMMRET Communications retries. Incremented once per comms attempt which requires retries to complete the operation.

COMMFAIL Number of communications failures. Incremented once per comms attempt which is unsuccessful even after retries.

RES 5070 Reserved for H-8010-5070-XX-08 currency dispenser.

12.6-174DECEMBER 2002



TMS Interface Support Area TalliesThe tallies held in TMS NVRAM on the 56XX Enhanced Currency DispenserControl board can be read using the Rework Tool. These are listed in thepublication D1-4114-A, Rework Centre Diagnostic Tool Mechanical (RCDT-M),User Guide.

EXITSHUT Exit shutter faults detected. The conditions causing this tally to be incremented are:

- Exit shutter sensors indicate that shutter failed to open during a present opera-tion

- Exit shutter sensors indicate that shutter is not closed on initiation of a dis-pense, dispense by position, clear dispense, purge, or present operation

- EXIT_SHUTTER_TEST or DIAG_SHUTTER_TEST failed.

PRES OPS Present operations attempted.

PRSTROPS Other presenter operations attempted, for example, clamp or purge.

PRSTRJAM Presenter mechanism was not in the correct position or jammed during a dis-pense, dispense by position, clear dispense, purge or present operation.

PRES_ERR Reserved

EXITSENS Reserved

PRESDISK Presenter timing disk failed to operate correctly.

PRESJAM Presenter bill jam was detected:

- Presenter transport sensors failed to block/clear while tracking bills

- Sensors failed static on/off test

- Sensors blocked initially on present or at end of purge.

Tally Description

12.6-175


DECEMBER 2002


STRAPPING


U 5

U13

J16

J6

12.6-176DECEMBER 2002



ASIC CURRENCY DISPENSER CONTROL BOARD

The only strapping associated with the 56XX Enhanced Currency Dispenser isat the Currency Dispenser Control board. The default positions are as follows:

� Jumper J16 is used in the older version LVDT adjustment procedure (referto Older Version LVDT Adjustment). In normal running the jumper can beon either pair of terminal posts, centre and left or centre and right. LEDD35 should flash during operation of the dispenser.

NOTE: Jumper J16 is not used on the LVDT Ferrite/Sensing PCB CoilsVersion.

� SDC command switch pack (U5 enhanced board, U16 ASIC board) - set allswitches to off for normal running

� Execution processor switch pack (U13 enhanced board, U1 ASIC board) -set all switches to off for normal running

� In plug P6 which is fitted to connector J6 on the control board one or twolinks will be present to configure the dispenser electronics for front or rear

12.6-177


DECEMBER 2002


access versions:� Pin 21 connected to pin 22 and pin 23 connected to pin 24 = rear access

dispenser� Pin 23 connected to pin 24 only = front access dispenser.

FUSE FS1Fuse FS1 is in the 24 V dc line to the pick solenoid on each Single PickInterface board. There is one fuse on the double pick interface board,protecting the line to both pick unit solenoids. refer to the following diagramsfor location of the fuse.

The fuse is a 125 V, 1.0 A pigtail fuse, part number 007-9830118.

12.6-178DECEMBER 2002



PREVENTIVE MAINTENANCEAt each service call the Field Engineer should carry out cleaning tasks andcheck for wear on timing belts and moving parts. Particular attention shouldbe paid to the pick arm suction cups and the air filter in the vacuum line.

NOTE: Vacuum the dust from all areas of the currency dispenser.

CURRENCY/MEDIA CONTAINERS

� Clean the purge bin and all cassettes (including spare cassettes) bothinside and out.

NOTE: Pay particular attention to the front door of the cassette.

PICK MODULES

� Check that the reed switch housing is not cracked (replace if necessary)

NOTE: A note low condition may not be identified if the read switch housingis damaged.

� Inspect the pick lines for broken nozzles. Replace the pick line if broken,cracked or bent

� Check and replace suction cups if necessary. Read the “Suction Cups” sec-tion shown over

� Check alignment and clean all pick sensors/LEDs� Inspect the dispenser for worn or broken gears. Replace gears where nec-

essary. If gears are worn, check that all circlips on the associated shaft arein place. Lateral movement of shafts occur (accelerating gear wear) whencirclips fall off

� Swap pick module orientation to prolong gear life (for example, on a 4 highdispenser the top and bottom modules should exchange places, as shouldthe middle two modules)

� Lubricate the pick modules and check their mechanical adjustment; referto the “LUBRICATION” section in this chapter.

� Ensure pick modules are properly timed.

Suction Cups

12.6-179


DECEMBER 2002


P56XX State of Health SystemsReplace suction cups when the “SOH Replace Soon” message appears. The56XX threshold is 103 000 bills.

Non SOH SystemsThe following information is provided as a guide to formulating replacementschedules for individual ATMs:

� Lower usage ATMs (150 dispense operations daily, 1 bill per pick moduleper operation); replace suction cups annually

� Medium usage ATMs (250 dispense operations daily, 2 bill per pick moduleper operation); replace suction cups every six months

� Higher usage ATMs (350 dispense operations daily, 3 bill per pick moduleper operation); replace suction cups every three months.

PRESENTER ASSEMBLY

� Look to see if the air filter above the top pick module is contaminated withdust, and replace it if it is (Part No. 445-0612449).

NOTE: Annual replacement of the filter is recommended. When you disturbthe air filter some dust will drop down the tubing to the lowest pickmodule. Disconnect the tube from the lowest pick solenoid and clean thedust from the tube and solenoid.

� Measure the vacuum above and below the in-line air filter. The minimumacceptable vacuum is 19 in. Hg /650 mbar. Both readings must be identi-cal; replace the air filter if the two readings are not the same

� Strip and clean the pump if the vacuum level is low

NOTE: To maximise ATM availability, the pump should be replaced and theoriginal pump should be taken to a repair centre.

� Ensure that the note flicker is present. Replace any broken flickers.Replace any broken cable ties

� Ensure that the presenter is properly timed� Lubricate the presenter.

12.6-180DECEMBER 2002



SHUTTER ASSEMBLIESFor dispensers controlling facia mounted shutters, make sure both dispenserand depository shutters are aligned and run freely.

Check the operation of an on-board shutter.

LUBRICATIONThis section describes the lubrication of the currency dispenser duringcomponent replacement.

LUBRICANT TYPEThe following lubricants are recommended:

For No.2 General Purpose Oil any one of the following lubricants can beused:

� Shell Oil Co. Donax T-6� Mobil Oil Co. Mobile ATF 220� Exxon Oil Co. ATF or Esso ATF.

GENERAL INSTRUCTIONSThe following general instructions must be observed:

1. Use clean lubricants from properly labelled containers.2. Satisfactory operation of mechanical components depends upon proper

lubrication. Follow the specific lubrication instructions in the followingparagraphs in detail.

3. Avoid excessive lubrication. Apply only that amount which will provide athin coating on the entire bearing area or surface, unless otherwise speci-fied.

4. All parts to be lubricated must be free from dust, corrosion and metalchips.

5. Lubricate bearing areas and surfaces during assembly, unless conditionscaused by subsequent handling are detrimental (for example, accumula-tion of chips, grit, and so on) to the proper operation of the part. In thosecases lubrication should be applied after assembly.

6. Apply lubricants using the most convenient method when none is speci-fied, that is by brushing, dipping, or oil can. Spraying is not recommended.

7. Lubricate all spring hooks and spring studs with lubricant B.8. Working clipped or riveted assemblies should not be lubricated before riv-

eting but only after all processes, handling, or storage involving exposureto dirt or serious atmospheric contamination are past.

9. On assemblies that have shafts on which one or more moving parts areassembled, lubricate both the shaft and the hub areas on each part withthe specified lubricant.

10. Lubricants can cause serious deterioration of rubber. Avoid contaminationof drive belts and drive rolls.

Lubricant Type

A No.2 General Purpose Oil

B Synthetic Lubricating Grease (009-0004618 = 100gm containers)

12.6-181


DECEMBER 2002


CAUTION

Make sure that no lubricant spills on to the teeth ofgears as this may impair their performance.

Presenter AssemblyLubricate as follows:

� Transport assemblies:� All bronze bearings - with A� Rollers (before assembly) - with A� Cam arms, rolls retained by riveted studs - with A� Twin-track cam, raceways, bore, cam roll and roll pivot stud - with B� Gears turning on stationary stud, on the stud, in the bore - with B.

� Self Aligning Nose:� Cam, aligning - with B� Toggle, pivot - with A� Pulleys (bore only, before assembly) - with A� All bronze bearings - with A.

� On-board shutter:� Solenoid linkage, holes and studs- with B� Spring, hooks at both ends - with B� Lid assembly, pivot holes on both links - with B� Pivot shaft, screws at both ends - with B� Security solenoid linkage, slot and pivot hole - with B.

� All plastic bearings (before assembly) - with A.

Pick ModuleLubricate as follows:

� Drive segment, inside hub, pivot stud - with A� Gears turning on stationary stud, on the stud, in the bore - with B� Cam cluster, bore and pivot stud - with B� Pick line, bearing faces - with B� Pick line hub bearing surface - with B� Plastic bearings including gulp feed bearing (before assembly) - with A� Cassette latch stud - with B.

12.6-182DECEMBER 2002



INTERNAL CABLESThe diagrams in this section are the schematics of the internal cables of the56XX Enhanced Currency Dispenser. These diagrams apply to the front andrear access versions of the dispenser. Exceptions are shown as Rear Access orFront Access.

DISPENSER INTERCONNECTION DIAGRAM

NOTE: The dispenser used in the 5674/75 and 5684/85/88 ATMs have theharness cables which connects J11 and P29 and P30, J12 and P28 (shuttersolenoid and sensor) tied back so that there is no connection to J11 or J12.In these ATMs the shutter solenoid and sensor is connected via the powerconnector and the exit shutter is motor driven.

12.6-183


DECEMBER 2002


PRESENTER SENSORS

Transport Sensors

12.6-184DECEMBER 2002



Transport LEDs

12.6-185


DECEMBER 2002


Timing Disk and Clamp Sensors

Shutter Sensor (5670 ATM only)

12.6-186DECEMBER 2002



PICK SENSORS AND VALVEFor Aria Pick Module cable schematics refer to Chapter 12.9.

56XX Single Pick Module

12.6-187


DECEMBER 2002


56XX Double Pick Module - Sheet 1 of 2

12.6-188DECEMBER 2002



56XX Double Pick Module - Sheet 2 of 2

12.6-189


DECEMBER 2002


DISPENSER POWER AND ON-BOARD EXIT SHUTTER INTERFACE (5670ATM ONLY

12.6-190DECEMBER 2002



CONTROL BOARD TO PICK INTERFACE

12.6-191


DECEMBER 2002


INTER-PICK HARNESS

12.6-192DECEMBER 2002



ASSEMBLY AND SCHEMATIC DIAGRAMSThis section contains the assembly and schematic diagrams for the electroniccomponents of the dispenser listed below:

� LEDs and Sensors� Dispenser Control Board (enhanced), Assembly Front View� Dispenser Control Board (enhanced), Assembly Rear View� Dispenser Control Board (enhanced), Schematic Diagram (Sheets 1 to 23)� Dispenser Control Board (ASIC), Assembly Front View� Dispenser Control Board (ASIC), Assembly Rear View� Dispenser Control Board (ASIC), Schematic Diagram (Sheets 1 to 20)� Single Pick Interface Board, Assembly � Single Pick Interface Board Schematic Diagram (Sheets 1 to 6)� Double Pick Interface Board, Assembly Front View� Double Pick Interface Board, Assembly Rear View� Double Pick Interface Board Schematic Diagram (Sheets 1 to 8).

LEDs AND SENSORS

Pick LED and Thermistor

Assembly (445-0605050)

Schematic (445-0605052)

12.6-193


DECEMBER 2002


Pick SensorThis sensor assembly is also used in the Purge Entry and Purge Overfillpositions.

Assembly (445-0605040)

Schematic (445-0605042)

Pre-LVDT LED

Assembly (445-0597886)

Schematic (445-0597887)

12.6-194DECEMBER 2002



Pre-LVDT Sensor

Assembly (445-0597880)

Schematic (445-0597882)

Stack LED

Assembly (445-0597890)

Schematic (445-0597892)

12.6-195


DECEMBER 2002


Stack Sensor

Assembly (445-0597888)

Schematic (445-0597889)

Purge Path LED

Assembly (445-0605588)

Schematic (445-0605589)

12.6-196DECEMBER 2002



Purge Path SensorThis sensor assembly is also used in the Pick and Purge Overfill positions.

Assembly (445-0605040)

Schematic (445-0605042)

Purge/Overflow LED

Assembly (445-0597916)

Schematic (445-0597917)

12.6-197


DECEMBER 2002


Purge/Overflow SensorThis sensor assembly is also used in the Pick and Purge Entry positions.

Assembly (445-0605040)

Schematic (445-0605042)

Transport LED (Exit LED) (567X ATMs)This LED assembly is used in the presenter assembly in positions T3, T4, andT5.

Assembly (445-0612358)

Schematic (445-0612363)

J1

12.6-198DECEMBER 2002



Transport LED (Exit LED) (568X ATMs)This LED assembly is used in the presenter assembly in positions T3, T4, andT5.

Assembly (445-0597866)

Schematic (445-0597867)

Transport Sensor (Exit)This sensor assembly is used in the presenter assembly in positions T3, T4,and T5

Assembly (445-0597860)

Schematic (445-0597862)

J1

12.6-199


DECEMBER 2002


Timing Disk SensorThis assembly is used for the pick timing disk sensor, the presenter timingdisk sensor, the clamp up sensor, and the clamp down/purge gate open sensor.

Assembly (445-0599190)

Schematic (445-0599192)

Main Timing Disk Sensor

Assembly (445-0597897)

12.6-200DECEMBER 2002



Schematic (445-0597898)

Exit Shutter Sensor

Assembly (445-0616887)

Schematic (445-0616889)

NOTE: These Exit Shutter diagrams apply only to the versions of the 56XXEnhanced Currency Dispenser fitted to the 5670 ATM.

12.6-201


DECEMBER 2002


SCHEMATIC DIAGRAMS

ENHANCED DISPENSER CONTROL BOARDThe assembly and schematic diagrams for the Enhanced Dispenser Controlboard as used in a 5670 ATM appear on pages 2 03- 227.

ASIC DISPENSER CONTROL BOARDThe assembly and schematic diagrams for the ASIC Currency DispenserControl board as used in a 5670 ATM appear on pages 228- 249.

SINGLE PICK INTERFACE BOARDThe schematic diagrams for the Single Pick Interface board appear on pages250- 256.

DOUBLE PICK INTERFACE BOARDThe schematic diagrams for the Double Pick Interface board appear on pages257- 266.

12.6-202DECEMBER 2002



Dispenser Control Board (Enhanced), Assembly Front View

12.6-203


DECEMBER 2002


Dispenser Control Board (Enhanced) Assembly Rear View

12.6-204DECEMBER 2002



Dispenser Control Board (Enhanced) Schematic Diagram (Sheet 1 of 23)

CL

AM

P_

A+

CL

AM

P_

C+

PR

ES

_C

+

T3

LE

D

T4

LE

D

CO

NF

IG2

CO

NF

IG1

TS

EN

2

PR

E_

LV

DT

TS

EN

1

PU

R_

OV

ER

TS

EN

8

TS

EN

7

TS

EN

6

TS

EN

3

TS

EN

4

T5

LE

D

T2

LE

D

PL

VD

T_

LE

D

T1

LE

D

PU

RO

F_

LE

D

T8

LE

D

T7

LE

D

PB

_T

XD

SW

3

SW

2

SW

1

SW

0

LE

D4

LE

D3

LE

D2

LE

D1

RD

IRE

S1

-

SIG

_R

EF

RE

SE

T_

P

LE

D(4

:1)

SW

(7:0

)

SW

7

SW

6

SW

5

SW

4

T6

LE

D

+1

2V

GN

D+

5V

TS

EN

5_

E

PU

RG

E_

IN-

PR

ES

_B

+

PR

ES

_D

+

CL

AM

P_

B+

CL

AM

P_

D+

DA

TA

_P

RE

SE

T_

N

DA

TA

_N

SH

UT

_O

N-

+2

4V

SH

UT

R_

FW

D-

-12

V

CA

S_

ID4

-

CA

S_

TE

MP

-

CA

SL

OW

-

GU

LP

-

PS

EN

2

PIC

K_

TX

D

PS

EN

3

PS

EN

1

CO

ILE

N-

S1

PR

ES

_A

+

SH

UT

_O

PE

N

RD

IRE

S2

-

PS

EN

4

PIC

K

DIS

AB

LE

-

PIC

K_

RX

D

MO

TO

R_

ON

-

S0

OP

EN

_L

ED

+

LE

DO

N_

PIC

K

CA

S_

ID2

-

CA

S_

ID1

-

CA

S_

ID3

-

T1

LE

D+

T2

LE

D+

T5

LE

D+

PB

_R

XD

SH

UT

_O

PE

N

SH

UT

_L

OC

K

PIC

K_

RX

D

TX

D

TS

EN

5_

E+

T3

LE

D+

T4

LE

D+

T7

LE

D+

T6

LE

D+

PU

RO

F_

LE

D+

T8

LE

D+

SH

UT

_S

OL

-

-12

V

15

.1B

TS

EN

4+

TS

EN

3+

TS

EN

6+

TS

EN

7+

TS

EN

8+

PU

R_

OV

ER

+

TS

EN

1+

TS

EN

2+

PR

E_

LV

DT

+

CO

ILE

N-

PL

VD

T_

LE

D+

20

.4C

4.4

B

10

.4C

15

.1A

2.1

D

OP

EN

_L

ED

SH

UT

_L

OC

K

LO

CK

_L

ED

LO

CK

_L

ED

+

T6

03

+5

V+

24

V8

.4B

T4

84

8.1

A

8.4

B

4

13

.1D

1.1

C

8.4

A

T6

19

T6

01

+5

V

4.4

B

4.1

C

20

.4B

12

34

56

78

+1

2V

J1

4

1

10

11

12

13

J12

14

15

16

17

18

19

2 20

34

56

78

9

7.C

1

20

.4B

10

.1B

+2

4V

T3

11

+5

V

T6

46

4.1

B

10

.4C

T6

43

T6

68

11

.1A

10

.4C

10

.1D

21

.D4

20

.4C

2.1

C

T6

42

5K

11

R9

T6

45

TP

3

+5

V

TP

4

T6

38

T6

40

T6

57

T6

39

1.3

B8

.4B

1.2

D

20

.4C

T4

71

21

.C1

T6

66

2.1

C

T5

NO

V 9

4

CO

NN

EC

TO

RS

DIS

PE

NS

ER

CO

NT

RO

LB

OA

R

CU

RR

EN

CY

DIS

PE

NS

ER

10

nF

T6

47

15

.1B

2.4

D

+5

V

T6

02

10

.4C

D.

MIL

NE

44

5-0

61

67

89

23

1

D.

MIL

NE

D.

MIL

NE

56

70

84

5

T6

54

C3

4

50

V

4.1

C

13

.1D

+1

2V

13

.1C

5K

11

T2

9

R8

13

.1D

10

.4D

3

13

.1C

T6

44

10

.1A

10

.4B

2.1

D

T6

41

10

.4C

21

.C1

1.2

D

+2

4V

13

.1C

+2

4V

3.1

A

T6

04

1

10

11

12

13

14

T6

74

11

.4B

20

21

22

23

24

25

26

27

28

29

4.1

B

J5

35

36

37

38

39

4 40

56

7 15

16

17

18

19

2

15

.1C

21

.C1

8.4

B

10

.4D

+5

V

3

30

31

32

33

34

1

T6

53

21

.B1

J1

0

8

9

10

.4D

NO

P

1

102

34

56

78

9

T3

3

10

0n

F

50

V

C1

15

T8

21

.4D

T6

67

J2

1

102

34

56

78

9

2 20

21

22

23

15

.1D

13

.1D

J6

+2

4V

20

.4B

22

.D4

1

10

11

12

13

14

15

16

17

18

19

1

10

11

12

13

24

34

56

78

9

5 6 7 8

9

4.4

C

21

.B1

13

.1C

20

.4C

J1

0 1 2 3 4 5

14

15

16

2 3 4

1.1

C

T5

0

J1

1

20

.4B

+5

V

1 2

13

.1D

J3

1

10

6 7

12

13

14

15

16

17

18

19

2 20

21

22

23

24

34

56

78

9

10

.4D

R2

08

0R

11

J13

1

10

11

12

2 3 4 5 6

7 8 9

10

.4D

8.4

B

T6

56

10

.4C

10

.4D

+5

V

T1

1

2

10

0R

R3

18

21

.C1

4.1

B

10

nF

50

V

C3

3

10

.C2

WH

ICH

IT

PE

RT

AIN

S (

C)

19

94

IN W

RIT

ING

BY

AT

&T

IN

CO

NN

EC

TIO

N

C

T6

48

4

21

.B4

TR

AN

SP

OR

T

A

PO

WE

R I

N

+2

4V

I/L

CL

AS

S

:

DR

NU

MB

ER

RD

I IN

TE

RF

AC

E

NE

XT

AS

SE

MB

LY

B

10

.C2

21

.B4

08

DR

46

14

8

D

M

7

OC

T 9

4

10

.D2

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

S

10

.D2

SU

PE

RS

ED

ES

:

D

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

D

TO

PO

WE

R C

ON

NE

CT

OR

4

RE

QD

AP

PR

OV

ED

:

DF

TS

10

.D2

SD

C C

OM

MS

21

.B4

AT

&T

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

ST

HE

PR

OP

ER

TY

OF

AT

&T

GIS

. IT

IS

TO

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

, R

EP

RO

D-

10

.C2

TR

AN

SP

OR

T

C

PIC

K_

IF

DA

TE

A

SE

NS

OR

S

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

3

2

08

DR

47

20

9C

M2

7 J

AN

95

UN

IT

:

SE

CU

RIT

Y S

HU

TT

ER

S

OL

EN

OID

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

Y

(B)

R6

3 W

AS

10

0R

.

R1

42

WA

S 1

20

K 5

%.

R1

84

WA

S 1

80

K 5

%.

U1

5 W

AS

LM

35

8.

U7

4 W

AS

MA

X6

91

. C

35

,36

RE

MO

VE

D.

R1

75

RE

MO

VE

D.

U5

2 W

AS

80

C3

2-1

.

08

DR

46

89

3

D

M

2

3 N

OV

94

DR

AF

TS

MA

N :

10

.D2

0R

LIN

K C

LO

SE

3

+2

4V

I/L

SE

CU

RIT

Y S

HU

TT

ER

DA

YT

ON

, O

HIO

, U

SA

10

.C2

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

O

10

.C2

22

.D4

AT

&T

B

DA

TE

:

21

.B4

21

.B4

10

.D2

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

2

KE

Y

MO

TO

RS

1

CA

D

21

.B4

21

.B4

21

.B4

21

.B4

LE

DS

D

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

SIZ

E

NA

ME

:

10

.C2

PU

RG

E I

NT

EL

L.

I/F

BC

SU

PS

D B

Y

:

RE

V

SH

EE

T

O

F

21

.B4

A

1

DE

VE

LO

PE

R :

10

.C2

12.6-205


DECEMBER 2002



BD

0

BD

7

BA

1

BA

2

BA

3

BA

4

BA

5

BA

6

BA

7

BD

(7:0

)B

D(7

:0)

BA

(15

:0)

BA

(15

:0)

BA

0

BA

15

BA

5A

D5

BA

12

BA

9

BA

6

BA

1

BA

1

DA

TA

_P

BD

0B

A2

AD

2

BD

5

LE

D(4

:1)

AD

(7:0

)

CS

_N

VR

AM

-

BA

4

BA

14

BA

11

BD

2B

A4

AD

4

BD

7

BD

5

BD

6

BD

3

BD

4

BD

2

BD

1

VB

AT

VB

AT

BA

11

BA

8

BA

7

BA

2

DA

TA

_N

BA

1A

D1

BD

4B

A6

BA

13

BA

10

BA

5

BA

0

BA

0

BD

1B

A3

AD

3

BD

6

BA

7A

D7

BA

10

BA

8

BA

3

BA

12

BA

0A

D0

BD

3

BA

13

RE

SE

T_

SD

C

AD

7

RE

SE

T_

IN-

RE

SE

T_

P

RE

SE

T_

N

BA

14

RA

M1

_W

R-

RE

AD

-

AD

6

BA

9

TX

_E

N

TX

_E

N

RA

M1

_R

D-

CS

_R

OM

-

AD

4

AD

3

AD

2

AD

1

BA

8

TX

_E

N-

SD

C_

CO

MR

-

SD

C_

CO

MR

-

SD

C_

RC

ON

-

SD

C_

RC

ON

-

P1

.3

P1

.2

MA

INT

D

BA

15

BA

14

BA

13

BA

12

BA

11

BA

10

BA

9

PS

EN

-

RD

-

WR

-

CO

N_

CO

MR

-

AD

0

AL

E

T3

72

P1

.1

P1

.0

AD

6

AD

5T

29

7

T4

75

T2

08

T4

97

T2

06

T2

95

T4

32

T3

43

T3

37

6 74

3

1

2

T3

63

210

14

4

75

17

6

U5

5

EN

1

EN

2

1 1

2

T3

29

76543

0 1 2 3 4 5 6 7

R1

22

10

0R

T4

91

T3

40

T5

91

+5

V

T2

99

T3

71

T2

84

R3

0

68

0R

T7

7

T3

64

T6

55

T4

54

T3

99

35 43

42

T5

30

AL

E

P1

P3

P3

U5

4

P2

/A

DD

R

$S

IM_

DIR

/pcl

4 5

80

32

AH

P0

/D

AT

A

7050

707670

XT

AL

1

XT

AL

2

EA

RS

T

PS

EN

33

29

30

41

40

39

38

37

36

2 3 19 32

10

6 7 8 9 24

25

26

27

28 31

11

13

14

15

16

17

18

321

21

20

T2

57

T5

11

4.1

B

T2

64

T3

96

R5

0R

T2

44

T4

51

3.1

D

T2

96

4.4

B

T2

58

T4

53

T4

82

T3

97

T3

39

T3

38

T4

00

4.1

D

8

T4

26

11

.4C

+5

V

T4

10

D2

0

GR

EE

Nak

T2

21

51

K1

R1

95

T7

5

74

LS

24

0

U3

7

EN

4

T4

14

5 3

19

R3

3

68

0R

2

15

1.4

B

R2

43

5K

11

11

13

15

17

9 7

11

T4

37

T3

62

2 3 4 5 6 7

U3

9

1DC

0

7 8 13

14

17

18

0 19 12

15

16

19

1E

N74

LS

37

3

3 4

3.4

C

12

4321

11

2 5 6

T4

05

+5

V

6

SD

C M

ICR

OC

ON

TR

OL

LE

R 1

NO

V 9

4

84

5

56

70

D.

MIL

NE

D.

MIL

NE

22

34

45

-06

16

78

9

D.

MIL

NE

1.2

D

U6

7

17

4L

S1

4

T4

4

k

13

12

3.1

B

13

3.4

C

9

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

4 5 6

11

+5

V

12

D1

8

GR

EE

Na

6

3.4

D

13

4.1

A

13

0 1 2 3

T4

76

7

7.1

B

20

T4

15

R1

21

10

0R

T3

93

T4

49

3.4

D

10

T4

52

1

3.1

D

3.1

D

10

5

T5

68

D1

9

GR

EE

Nak

10

T4

8

8

1.2

D

10

KR

19

6

T4

80

7

15

T7

6

4.1

D

9

3

T2

98

12

Y2

12

MH

Z

+5

V

D1

7

GR

EE

Nak

75

17

6

U4

7

EN

1

EN

2

51

K1

R2

20

6 74

3

1

2

J15

T7

4

11

22

33

1.3

D

7

3.4

D

1.3

D

1 1

2 74

F2

45

U3

8

3E

N1

3E

N2

G3 2

1

17

16

15

14

13

12 11

2

3

R3

2

68

0R

5 6 7 8 9

119

18

T4

50

0 1 2 3 4 5

4

50

V

C9

4

6 7

14

5

14

50

V

1

64

KX

8

CE

OE

|Vp

pEP

RO

M AF

65

53

6

C1

03

10

0n

F

11

8

2 26

27

10

0n

F

3.1

D

15

0n

S

$S

IM_

DIR

/ro

m

25

24

11

0A

U7

8

27

C5

12

10

09 21

23

22

T4

09

11

5

8 7 6 5 4 3

&&

32

76

7

0

A,C

A

C

32

KX

8

AF

12

13

15

16

17

18

19

20

23 2 26 1

9

U5

1

25

24

11 1

2

13

A

0 14

SR

AM

$S

IM_

DIR

/sra

m

12

0n

S

10 9 21

Vc

c

20

22

27

50

V

8 7 6 5 4 3

+5

V

3

7.1

D

3.4

C

15

16

17

18

19

28

T3

53

C1

06

33

pF

R3

1

68

0R

T4

81

T4

83

T3

74

50

V

C1

07

33

pF

T3

95

CM

27

JA

N 9

5

08

DR

46

89

3

D

M

2

3 N

OV

94

B

IT P

ER

TA

INS

(C

) 1

99

4 A

T&

T C

OR

P.

T5

29

T3

18

RE

QD

R1

LO

C

1

OF

TH

E A

T&

T E

QU

IPM

EN

T T

O W

HIC

H

AB

FO

R L

INK

LO

CA

TIO

N

1 -

2

2

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

EP

RO

M S

IZE

(B)

SE

E S

HE

ET

1

CO

RP

OR

AT

ION

. IT

IS

TO

BE

DR

AF

TS

MA

N :

3

2 -

3

SE

E T

AB

LE

AB

OV

E

1

UN

IT

:

NA

ME

:

TE

ST

NE

XT

AS

SE

MB

LY

D

AP

PR

OV

ED

:

RE

V

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

3

2K

6

4K

B

C0

8D

R4

72

09

C

DF

TS

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

23

DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

C

LA

SS

:

DA

TE

:

A

SIZ

E

DU

ND

EE

, S

CO

TL

AN

D

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

C

IS A

T&

T I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y

AN

D I

S T

HE

PR

OP

ER

TY

OF

AT

&T

NO

RM

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

DR

NU

MB

ER

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

AT

&T

LIN

K T

AB

LE

A

DE

VE

LO

PE

R :

D

4

CA

D

08

DR

46

14

8

D

M

7

OC

T 9

4

SU

PS

D B

Y

:

SU

PE

RS

ED

ES

:

SH

EE

T

O

F

4

12.6-206DECEMBER 2002




BA

12

BA

13

BA

14

BA

15

BA

5

BA

4

BA

3

BD

(7:0

)

BD

(7:0

)

BD

1

BD

0

BD

2

BD

3

BD

5

BD

4

RD

-

WR

-

SW

2

SW

1

PO

WE

R_

RE

S-

CS

_N

VR

AM

-

SW

3

RA

M2

_W

R-

BD

0

PS

EN

-

RA

M1

_R

D-

RA

M1

_R

D-

CS

_R

OM

-

CS

_R

OM

-

RA

M2

_R

D-

BD

6

BD

7

BA

9

BA

10

BA

11

BA

4

BA

3

BA

2

BA

1

BA

0

SW

6

SW

5

SW

4

SW

7

BA

5

BA

8

BA

(15

:0)

SW

(7:0

)

SD

C_

IO-

SD

C_

IO-

SW

0

VB

AT

BA

TT

ER

Y

RA

M1

_W

R-

RA

M1

_W

R-

RE

AD

-R

EA

D-

TE

ST

-

7 5 3

BD

1

BD

2

BD

3

BD

4

BD

5

BD

6

BD

7

CF

G_

RD

-

EN

BA

7

BA

6

BA

11

BA

10

BA

9

BA

14

BA

13

BA

12

12

4.1

B

U2

2

74

LS

24

0

11

13

15

17

9

T4

30

19

U5

51

2

T5

35

T4

28

T4

42

T4

38

D.

MIL

NE

44

5-0

61

67

89

23

3

D.

MIL

NE

D.

MIL

NE

56

70

84

5

NO

V 9

4

44

5-0

61

60

22

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

CU

RR

EN

CY

DIS

PE

NS

ER

T5

97

2.1

D

T2

0

T2

4

T5

34

T5

24

T2

5

9

2.1

A

T5

15

T5

90

T4

29

5K

11

R3

7

T4

41

10

2.1

A

T1

9

4 5 6 7

T2

1

U5

7

T5

17

2.4

C

5K

11

R3

6

5 6 7

3.6

V

U5

61

1

U5

10

T4

27

89

14

7

4

5K

11

R3

5

B1

5K

11

R4

0

T2

2

+5

V

T4

55

12

0n

S

U6

0

$S

IM_

DIR

/sra

m

&&

2.4

C

10

0n

F

C1

17

50

V0 14

SR

AM

10 9 21

23 2

T4

87

7 6 5 4 3 25

24

11

32

76

7

0

A,C

A

C

32

KX

8

AF

A

16

17

18

19

28

Vc

c

20

22

272

6 182

T5

41

+5

V

12

13

15

14

U5

11

6

2.1

A

4.1

D

2.1

A

13

+5

V

0 1 2 3 4 5 6 7

1 5

T5

21

4+

5V

6

T2

3

T4

40

2.1

B

T2

6

9

2.4

D

5 15

T4

88

T5

44

3

5K

11

R3

4

T5

43

10

U5

31

41

2

2.4

C

7.1

D

13

0 1 2 3

12 6

U5

41

3

3

RE

SE

T

WD

O

PF

O

CE

OU

T

LO

LIN

E

CE

INMA

X6

91

A

U7

4

2 3

BA

T_

ON

5

GN

D4

OS

CIN

7

OS

CS

EL

8

PF

I9

RE

SE

T1

6

VB

AT

T1

VC

C3

VO

UT

2

WD

I1

1

13

R3

9

10

15

14

8

1.3

A

0 1

10

uF

5K

11

R2

09

5K

11

2.4

A

5K

11

R3

8

5K

11

R4

1

16

V

C3

2

5M

6R

21

0

U5

BA

T5

4

D4

6a

2k

B0

14

B1

15

B2

16

B3

17

B4

18

B5

19

B6

20

B7

T5

42

13

I23

I34

I45

I56

I67

I78

I89

I91

0

21

5

NO

P

$S

IM_

DIR

/pls

15

3.j

ed

30

nS

PL

S1

73

U6

8

U2

2

74

LS

24

0

2 4 6 8

21

B8

22

B9

23

I01

I12

I10

11

I11

14

12

1

T4

39

11

11

EN

4

0

BA

T5

4

D4

2a

2

18

16

A

SH

EE

T

O

F

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

08

DR

46

89

3

D

M

2

3 N

OV

94

B

C

A

CO

RP

OR

AT

ION

. IT

IS

TO

BE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

RE

QD

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

4

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

SIZ

E

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

3

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

CA

D

08

DR

47

20

9C

M2

7 J

AN

95

1

A

2

DA

TE

:

k

DR

NU

MB

ER

DF

TS

NA

ME

:

NE

XT

AS

SE

MB

LY

B

(B)

SE

E S

HE

ET

1

D

CD

DA

TE

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

SU

PS

D B

Y

:

SU

PE

RS

ED

ES

:

RE

V

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

CL

AS

S

:

C

1

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AP

PR

OV

ED

:

23

4

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

DU

ND

EE

, S

CO

TL

AN

D

UN

IT

:

08

DR

46

14

8

D

M

7

OC

T 9

4

B

12.6-207


DECEMBER 2002



PB

_R

XD

PB

_T

XD

CO

M7

LV

DT

_S

EN

PIC

K_

TX

D

PIC

K_

RX

D

CO

M(7

:0)

HS

_S

DC

DIS

AB

LE

-

BD

(7:0

)

CO

M3

CO

M5

BD

7

BD

0

BD

1

BD

2

BD

3

BD

4

BD

5

HS

_C

ON

SD

C_

IO-

RE

SE

T_

PIA

1

BA

1

BA

0

WR

-

RD

-

CO

M0

CO

M2

CO

M4

CO

M6

CO

M1

PB

SE

L-

TX

D

1

U4

8

74

LS

14

56

RX

D

RE

SE

T_

PIA

1

SD

C_

RC

ON

-

RE

SE

T_

IN-

RD

IRE

S1

-

PO

WE

R_

RE

S-

RE

SE

T_

CO

N

RD

IRE

S2

-

BD

6

98

6

1.1

B

RE

SE

T_

SD

C

RE

SE

T_

CO

N_

PIA

T5

39

2.4

C

T2

90

1

U6

7

74

LS

14

74

LS

14 U6

7

1

63

7

+5

V

2

T3

45

7.1

C

9.4

D

1.1

BT

51

0

T5

26

56

+5

V

T5

13

T2

91

12

T3

0

T5

38

T5

36

74

LS

14 U1

0

1

6

T3

73

T6

80

1 U1

6

74

LS

32

4 5

T5

55

T3

46

T3

82

T4

48

T4

92

& U3

4

74

F1

11

T6

65

2 13

12

9.4

C

+5

V

T3

98

R1

56

5K

11

1

U1

0

74

LS

14

13

12

0

1

U4

8

74

LS

14

98

T9

3

T1

34

4.4

B

+5

V

T8

3

T4

93

& U3

5

74

LS

13

2

1

+5

V

7

2

9 10

8

T3

65

& U3

5

74

LS

13

2

45 23

74

LS

32

U1

61

2.4

A3

.1B

1.4

B

2.4

C

74

LS

32

U1

61

T5

19

12

13

11

+5

V

+5

V

2.1

C

5K

11

6

2.4

C

1

U4

8

74

LS

14

11

10

9.4

A

+5

V

2.1

C

2.4

D

1.3

B

9.4

C

R1

63

T5

14

1

U1

0

74

LS

14

9

10

K

8

T2

45

T2

88

5

T5

25

R1

54

7.1

C

3.4

D

1.4

B

T6

1.2

B

R1

32

T5

40

2.4

D

2.1

C

T2

63

3.4

D

R5

7

5K

11

1

7.1

C

10

K

910

8

5

R1

53

R2

3

5K

11

+5

V

T4

34

& U3

5

74

LS

13

2

T1

36

R2

02

10

K

10

K

& U3

5

74

LS

13

2

12

13

11

40 3

R1

31

10

K

1

U5

0

74

LS

02

11

12

13

1

2.4

C

T7

4

1.2

B

A0

9A

1

38

37

36

35

T5

28

T1

35

41

20 21

22

24

PC

PA

PB

D

70707O

70CS

WR

RD

U7

0

82

C5

5A

10

11

39

RE

SE

T76 40 3

3

32 31

30

5 4 3 2 44

43

42

T5

37

25

26

27

28

16

17

18

19

15

14

13

T6

61

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

SD

C M

ICR

OC

ON

TR

OL

LE

R I

/

NO

V 9

4 84

5

56

70

D.

MIL

NE

D.

MIL

NE

42

34

45

-06

16

78

9

D.

MIL

NET

47

8

10

KR

18

2

4

DA

TE

:

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

AP

PR

OV

ED

:

SU

PS

D B

Y

:

SU

PE

RS

ED

ES

:

DU

ND

EE

, S

CO

TL

AN

D

2

3

NE

XT

AS

SE

MB

LY

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

34

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

C0

8D

R4

72

09

CM

27

JA

N 9

5

08

DR

46

89

3

D

M

2

3 N

OV

94

B

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

+5

V

BCD

RE

QD

CO

RP

OR

AT

ION

. IT

IS

TO

BE

SH

EE

T

O

FC

AD

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

1

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

CL

AS

S

:

08

DR

46

14

8

D

M

7

OC

T 9

4A

UN

IT

:

DF

TS

DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

C

12

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

NA

ME

:

RE

V

D

DR

NU

MB

ER

(B)

SE

E S

HE

ET

1

B

4

A

SIZ

E

A

12.6-208DECEMBER 2002




+7

.5V

OS

C2

-

+7

.5V

LV

DT

2_

IN

OS

C2

DT

2T

ST

OS

C1

-

OS

C1

DT

1T

ST

LV

DT

1_

IN

-7.5

V

ST

RA

IN_

1

LV

DT

1

ST

RA

IN_

2

LV

DT

2

-7.5

V

R2

30

39

0K

NO

P

T3

4

2.4

5V

T5

85

T6

30

R2

91

0R

T3

1

NO

P3

90

KR

20

T7

8

T3

28

T1

0

T4

9

T5

65

T1

90

T5

23

+1

2V

T1

51

T5

05

T5

71

T5

88

6.1

B

T4

25

T7

9

T5

63

T5

70

T6

00

T2

07

T5

02

T5

3

T5

64

T2

38

T6

4

T6

3

T5

07

T3

90

T5

2

T4

2

51

K1

R7

1

NO

P

T5

06

T1

08

T5

69

T5

1

T4

44

1K

0R

R2

1

+1

2V

T1

44

R3

12

51

K1

NO

P

R3

14

T1

10

10

0K

R3

16

50

V

C1

27

10

0n

F

NO

P

a2k

-12

V

BA

T5

4D

41

T5

4

D2

5

BA

T5

4

+IN

2

+V

16

-IN

3

-V7

AO

UT

1

CT

15

DE

MO

D5

FB

13

LV

DT

IN4

OS

C1

2

RT

9

a2k

6

VR

EF

14

10

11

+1

2V

+5

V

NE

55

21

VR

EF

/2

U7

14

K

R2

55

T5

12

SY

NC

D2

6B

AT

54

a2k

1K

R2

59

NO

P

BA

T5

4D

40

a2k

T3

7

0.4

7u

F

NO

PR

29

20

R

+5

V

NU

8

LM

32

4

50

V

C3

61

00

nF

+1

2V

13

.1C

6.1

B

1K

R7

0

50

V

C3

0

-12

V

9

8

10

0K

R4

4

4+

V

11

-V

5

6

7

C2

9

50

V

6.4

C

NU

8

LM

32

4

4+

V

11

-V

10

0.4

7u

F5

0V

C7

3.3

nF

10

KR

31

7

-12

V

3.3

nF

50

V

C6

R4

2

-12

V

+1

2V

6.4

C

6.4

C

-12

V

NU

8

LM

32

4

4+

V

11

-V

3

2

1

+1

2V

14

K

NU

72

LM

32

4

4+

V

11

-V

5

6

7

10

0n

F

C1

28

50

V

NO

P

6.1

D

1u

F5

0V

C8

-12

V

10

KR

73

NU

8

LM

32

4

4+

V

11

1K

R4

6

5K

11

R3

13

T1

50

6.4

B

10

0K

R2

58

-V

12

13

14

R7

2

NO

P

10

0n

F1

7K

8R

47

10

0K

R2

57

-12

V

-12

V

10

0K

13

.1C

0.1

uF

50

V

C2

C3

5

50

V

D.

MIL

NE

44

5-0

61

67

89

23

5

D.

MIL

NE

D.

MIL

NE

56

70

84

5

NO

V 9

4

LV

DT

CO

NT

RO

L

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

CU

RR

EN

CY

DIS

PE

NS

ER

NU

72

LM

32

4

6.4

C

4+

V

11

-V

12

13

14

NU

72

LM

32

4

4+

V

11

6.1

D

-V

3

2

1

14

K

R2

56

1u

F5

0V

C3

1

5K

11

R6

9

0R

14

K

R4

3

T5

87

+1

2V

J9 11

22

33

44

55

0.2

2u

F5

0V

C2

4

R2

2N

OP

17

K8

R3

15

50

V

C1

J7 11

22

33

44

55

NE

55

21

VR

EF

/2

U7

1+

IN2

0.2

2u

F

OS

C1

2

RT

9

SY

NC

6

VR

EF

14

10

11

+1

2V

0.1

uF

50

V

C2

51

1-V

10

9

8

T5

33

+V

16

-IN

3

-V7

AO

UT

1

CT

15

DE

MO

D5

FB

13

LV

DT

IN4

10

0K

R4

5

NU

72

LM

32

4

4+

V

C

2

08

DR

46

14

8

D

M

7

OC

T 9

4A

3

DA

TE

:

DR

AF

TS

MA

N :

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

CO

RP

OR

AT

ION

. IT

IS

TO

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,N

AM

E

:

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-S

UP

SD

BY

:

SU

PE

RS

ED

ES

:

CA

D

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

12

RE

VD

R N

UM

BE

R

08

DR

47

20

9C

M2

7 J

AN

95

08

DR

46

89

3

D

M

2

3 N

OV

94

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

4

1

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

DE

VE

LO

PE

R :

NE

XT

AS

SE

MB

LY

AP

PR

OV

ED

:

DF

TS

DA

TE

SH

EE

T

O

F

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

B

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

CL

AS

S

:

DU

ND

EE

, S

CO

TL

AN

D

UN

IT

:

D B A

3

C

4

BC

(B)

SE

E S

HE

ET

1

D

RE

QD

SIZ

E

A

12.6-209


DECEMBER 2002



INT

ER

LO

CK

ST

RA

IN_

2

DT

1T

ST

DT

2T

ST

NU

LL

_E

XT

+7

.5V

-7.5

V

ST

RA

IN_

RE

F

ST

RA

IN_

RE

F

T1

98

2.4

5V

NU

LL

_O

K

ST

RA

IN_

1

6.1

B

13

.1B

+5

V

5.1

A

+5

V

T4

24

T3

09

T4

47

N

+V

8

-V4

3

21

10

0n

FC

83

50

VT

30

8

LM

35

8

U3

1

T2

92

5.4

B

T3

85

2.2

uF

C1

0

20

VN

OP

6.4

B

T4

33

22

.D4

T3

89

T3

21

+5

V

T3

07

T3

88

T3

87

10

0n

FT

29

3

22

.C3

10

KR

18

5

81

4

+1

2V

50

V

C4

8

T2

03

13

10

0n

FC

49

50

V

U5

7

/#N

LM

33

9

3+

V

12

-V

9

17

K8

R1

88

LM

33

9

U5

7N

/#

+V

3

-V1

2

11

10

1+

VO

UT

5-C

OM

P

7-V

IN8

-VO

UT

4B

AL

10

RA

DJ

11

RC

AL

+5

V

5.1

C

22

33

10

K

R2

07

U4

5

RC

41

94

3+

CO

MP

14

+V

IN

&

74

LS

32

1 2

3

+1

2V

J16

11

39

2K

R2

05

14

KR

14

0

U5

8

1n

F

50

V

C9

9

+5

V

5.4

D

U4

3

74

07

12

50

V

C6

31

00

nF

10

uF

1K

R6

8

5K

11

R2

03

5.4

D

T2

36

16

V

C1

4

5.4

C

1K

R1

38

C1

55

68

0R

R2

19

10

0n

FC

13

6

50

V

10

0n

F

50

V

4K

75

R1

41

+1

2V

RE

F2

.45

V

U1

4

5.1

B

50

V

C8

4

6K

81

-12

V

BA

T5

4D

43

a2k

18

2K

10

0n

F

1n

F5

0V

C1

00

R3

07

14

KR

18

7

11

8K

R1

42

R1

84

NO

PJ8

1

102

34

5

23

6

78

9

1K

R3

06

10

uF

16

V

C1

3

D.

MIL

NE

44

5-0

61

67

89

5K

11

R2

04

6

D.

MIL

NE

D.

MIL

NE

56

70

84

5

NO

V 9

4

LV

DT

CO

NT

RO

L

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

CU

RR

EN

CY

DIS

PE

NS

ER

39

2K

R2

06

+5

V

GR

EE

N

6K

81

R1

86

D3

3a

2k

+1

2V

T2

34

10

0n

F5

0V

C1

50

D3

4a

k

BA

T5

4

R1

37

10

K

T3

86

C0

8D

R4

72

09

CM

27

JA

N 9

5

RE

V

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

UN

IT

:

NA

ME

:

A

CD

DR

NU

MB

ER

DA

TE

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

RE

QD

AP

PR

OV

ED

:

SU

PS

D B

Y

:

4

CL

AS

S

:

DF

TS

CO

RP

OR

AT

ION

. IT

IS

TO

BE

DE

VE

LO

PE

R :

1

D

2

SU

PE

RS

ED

ES

:

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

NE

XT

AS

SE

MB

LY

SH

EE

T

O

F

DU

ND

EE

, S

CO

TL

AN

D

+2

4V

I/L

B

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

B

A

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

34

A

C

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,R

EP

RO

DU

CE

D O

R U

SE

D E

XC

EP

T A

S

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

DA

TE

:

DR

AF

TS

MA

N :

(B)

SE

E S

HE

ET

1

3

08

DR

46

89

3

D

M

2

3 N

OV

94

B

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.C

AD

1

08

DR

46

14

8

D

M

7

OC

T 9

4

SIZ

E

2

12.6-210DECEMBER 2002




CA

4

CA

10

CA

2

CA

4

CA

8

CA

6

CD

2

CR

D-

CD

7

CD

0

CD

5

CD

3

CD

1

PO

WE

R_

RE

S-

CA

0

CA

0

CA

11

CA

1

CA

1

CA

3

CA

9

CA

5

CA

7

CA

12

CD

2

CO

N_

LE

D2

CA

7C

AD

7C

D7

P1

.(3

:0)

SP

AR

E4

-

CA

D4

CD

4

PO

RT

_E

XP

2-

CA

3

CA

9C

A1

0

CA

14

CA

15

CA

2

CD

6

CD

4

CW

R-

CA

11

CA

12

CA

1

CA

10

CA

11

CA

2

CA

15

CA

12

CA

13

CA

0C

AD

0C

D0

CO

N_

LE

D4

CA

5C

AD

5C

D5

CA

D(7

:0)

CA

13

CA

5

CA

7C

A8

RX

D

CA

0

CA

D2

CD

1

CO

N_

LE

D3

CA

6C

AD

6C

D6

SP

AR

E3

-

CA

4

CA

8C

A9

TX

D

SD

C_

CO

MR

-

CA

13

CA

14

SD

A

CA

LE

CA

3C

AD

3C

D3

CO

N_

LE

D1

SP

AR

E2

-

CO

NS

WR

D-

PO

RT

_E

XP

-

CA

15

BA

TT

ER

Y

CA

D3

CA

D4

CA

D5

CA

D6

CA

D7

CO

N_

RS

DC

32

_R

EA

D-

CD

(7:0

)

CD

(7:0

)

MA

INT

D

CA

D0

CA

D1

CA

D2

CA

13

CA

(15

:0)

CA

6P

RT

DIN

T-

CA

14

A2

D-

CA

14

SC

L

CA

1C

AD

1

0R

R1

75

RE

SE

T_

CO

N

CO

N_

CO

MR

-

CO

N_

CO

MR

-

T4

60

T3

30

T2

87

T3

00

NO

P

T2

65

T2

94

T6

0

0 1 2

T4

73

T3

92

T4

1

T1

72

3

T4

98

T3

54

T3

34

T2

31

T4

86

T2

04

10

0R

R1

74

T2

43

T4

43

T4

08

T3

10

T5

00

k

T2

54

+5

V

T4

04

T7

2

4

GR

EE

N

D2

3a

T1

94

4

74

F3

2

U4

9

&

T1

02

5

6

6

T1

60

T1

58

T1

95

T1

56

T1

57

T3

79

T5

73

T1

06

T1

96

T1

04

4.4

B

T1

05

T2

30

T1

03

2.1

B

T1

00

T3

47

14

3.4

D

T4

13

11

T9

9

5K

11

R1

55

T3

22

T7

3

10

T1

92

R2

8

12

12

68

0R

R2

7

D2

1a

k

15

9.1

D

68

0R

14

U3

4

2

GR

EE

N

11

8

10

0R

R6

2

5M

6

R1

35

0 1 2 3 4 5 6 7

1

74

F1

19 10

13

+5

V

68

0R

R2

6

2.4

D9

51

K1

R1

99

4.1

C

13

9.1

D

0 1 2 3 4 5 6 7

11

3 5

GR

EE

N

D2

4a

k

11

.4C

0

T1

01

8.1

D

T2

66 +

5V

15

1

74

LS

14

12

12

MH

Z

Y1

13

.4B

9.1

C

T3

51

T5

22

U6

7

+5

V

1

33

pF

T3

19

1u

FC

15

16

V

3.4

D

+5

V

4.4

A

T5

27

C1

10

50

V

T3

9

T2

89

3

7R

17

6

10

K

T3

78

PS

EN

AL

E

P1

P3

P3

P2

/A

DD

R

$S

IM_

DIR

/pc

l

80

32

AH

U5

2

P0

/D

AT

A

7050

7076

24

0

XT

AL

1

XT

AL

2

EA

RS

T

33

35 4

3

42

41

40

39

38

15

37

36

2 3 4 5 6 7 8 9

1

25

26

27

28

29

30

31

11

13

14

16

17

18

19 32

10

21

20

0

13

.1A

2 3 4 5 6 7

10

0n

F

C8

1

50

V

11

.4D

8

33

pF

C1

09

50

V

51

K1

9.1

D

T1

93

T3

58

10

0R

R2

25

+5

V

5

R1

34

7

74

LS

37

3

EN C 1D

U7

5

21

13

14

17

1811

2 5

0

14

15

16

19

1

8.1

D

3 4 7 8

68

0R

R2

9

6 9 12

T1

53

10

0R

R2

85

1

2

G3

3E

N2

3E

N1

U6

6

74

F2

45

T5

72

16

15

14

13

12

11

2

3 4

T1

54

6 7 8 9

119

T9

5

18 1

7

4

T5

18

5

8

T1

91

T9

4

T9

8

T9

6

T1

55

T4

79

T3

02

U4

9&

74

F3

2

9 11

543210

T4

0

C

A A,C

0

32

76

7

& &

$S

IM_

DIR

/sra

m

10 9

1 2

3

76

8 7 6 5 4

12

0n

S

SR

AM

U3

3

140

A

AF

32

KX

8

15

16

17

18

19

21

23 2 26 1

8

U4

9&

74

F3

2

9

3 25

24

11 1

2

13

T3

35

9.1

D

Vc

c2

8

20

22

27

U3

2

CE

O

CE

DS

12

10

6T

OL

4V

BA

T1

13

VB

AT

2

2V

CC

0

9

10

8

13

D.

MIL

NE

44

5-0

61

67

89

23

7

D.

MIL

NE

D.

MIL

NE

56

70

84

5

NO

V 9

4

EX

EC

UT

ION

MIC

RO

CO

NT

RO

LL

ER

DIS

PE

NS

ER

CO

NT

RO

L

CU

RR

EN

CY

DIS

PE

NS

ER

14

7

9.1

B

10

15

3210

T4

7

11

8.1

DT

26

7

4 6

13

5K

11

R1

52

12

T7

1

EN

U3

7

74

LS

24

0

2

10

70G

20

U3

6

8

18

16

14

12

1

T9

7

12 11

10 9 7

10

DM

UX

&

765432

GR

EE

N

D2

2

74

LS

13

8

1 2 3 6

4 5

15

14

13

A

U1

8

27

C5

12

10

09

0 1 2 3 4 5 6 7

8 7 6 5 4

ak

15

0n

S

$S

IM_D

IR/r

om

64

KX

8

CE

OE

|Vp

pEP

RO

M

AF

65

53

6

0

15

16

17

18

21

23 2 26

27 1

15

22

6 9

3 25

24

11

12

13

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

UN

IT :

NA

ME

:

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

DA

TE

A

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

B

4

C

SIZ

E

4

D

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

A

3

B

DF

TS

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

D

RE

VD

R N

UM

BE

R

RE

QD

CO

RP

OR

AT

ION

. IT

IS

TO

BE

SH

EE

T

O

F

19

20

08

DR

46

14

8

D

M

7 O

CT

94

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

CA

D

12

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,R

EP

RO

DU

CE

D O

R U

SE

D E

XC

EP

T A

S

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

TN

CR

(M

AN

UF

AC

TU

RIN

G)

LT

D

DU

ND

EE

, S

CO

TL

AN

D

1.B

4

AP

PR

OV

ED

:

C

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

(B)

SE

E S

HE

ET

1

SU

PE

RS

ED

ES

:

08

DR

46

89

3

D

M

23

NO

V 9

4B

SU

PS

D B

Y :

A

NE

XT

AS

SE

MB

LY

12

3

C0

8D

R4

72

09

CM

27

JA

N 9

5

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

CL

AS

S

:

DA

TE

:

12.6-211


DECEMBER 2002



MU

X1

-R

CO

DE

3

CD

(7:0

)

CO

ILE

N-

PIC

K_

OU

T

CO

IL-

PS

1

PS

0

CD

3

CD

2

CD

0

CD

1

CD

7

CD

6

CD

4

CD

5

CR

D-

CO

NS

WR

D-

MU

X2

-R

CO

DE

4

MU

X3

-1

3.1

A

GU

LP

-

MO

TO

RO

N-

GU

LP

MO

TO

R_

ON

-

S1

S0

PIC

K

9 10

8

T1

22

T3

24

10

0R

R1

64

D.

MIL

NE

44

5-0

61

67

89

1.1

B

0

74

LS

32

U5

8&

3210

DM

UX

30G

10

U4

2

74

LS

13

9

1

+5

V

5 6 7

1

7

7.4

D

23

8

D.

MIL

NE

D.

MIL

NE

56

70

84

5

NO

V 9

4

EX

EC

UT

ION

MIC

R S

WIT

CH

E

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

CU

RR

EN

CY

DIS

PE

NS

ER

5K

11

R1

78

13

.1B

1.1

B

9.4

C

2 3

4

9.4

C

1.1

B

T1

25

U1

32

15

+5

V

1.2

B

+5

V

13

.1C

5K

11

R1

08

1.3

D

T4

12

T3

26

T2

29

T4

99

T6

60

T1

20

T6

76

T3

50

T3

27

T6

77

T1

19

T6

62

T2

70

T3

25

T3

31

T1

18

T1

21

T4

22

T4

06

T4

02

7.4

C

T1

24

T3

57

T3

32

T6

59

74

LS

24

0

U2

3

EN

2 4 6 8

18

16

14

12

5K

11

1

5K

11

R1

11

9.4

C

2

74

LS

24

0

U2

3

EN

9.4

C

9.4

C

5K

11

R1

77

3

19

1.2

B

R1

27

9.4

D

3

5K

111

1

13

15

17

9 7 5

61

1

5

5K

11

R1

80

U1

35

12

R1

79

U1

3

6

9.4

D

+5

V

7.1

A

U1

37

10

U1

38

9

U1

34

13

31

4

4

74

F3

2

&

5K

11

R1

09

12

13

11

5K

11

R1

28

U1

3

5K

11

R1

30

74

LS

14 U4

8

11

U4

9

2

5K

11

R1

29

10

0R

R1

61

R1

81

5K

11

9.4

A

T3

2

T1

23

74

LS

24

4

U4

6

EN

11

13

15

17

9 7 5 3

19

11

6

5K

11

R1

10

C0

8D

R47

20

9C

M27

JA

N 9

5

08D

R4

68

93

DM

2

3 N

OV

94

B A

DU

ND

EE

, S

CO

TL

AN

D

CA

D

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

C

LA

SS

:

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

DE

VE

LO

PE

R :

AP

PR

OV

ED

:

SU

PS

D B

Y

:

SU

PE

RS

ED

ES

:O

F T

HE

NC

R E

QU

IPM

EN

T T

O W

HIC

H

UN

IT :

NA

ME

:

RE

VD

R N

UM

BE

RD

FT

S

(B)

SE

E S

HE

ET

1

08D

R46

148

DM

7

OC

T 9

4

U1

3

DA

TE

:

DR

AF

TS

MA

N :

D

12

3

DA

TE

4

A

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

BC A

C B

12

34

D

RE

QD

SIZ

EN

EX

T A

SS

EM

BL

Y

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

SH

EE

T

O

FIT

PE

RT

AIN

S (

C)

19

94

NC

R C

OR

P.

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

CO

RP

OR

AT

ION

. IT

IS

TO

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

12.6-212DECEMBER 2002




PIC

K_

OU

T

PS

0

SH

UT

TE

R-

PS

1

EN

_P

RE

S-

DIR

1

SP

EE

D1

EN

_C

LA

MP

-

CL

OC

KE

N-

CO

M1

CO

M0

RE

SE

T_

CO

N_

PIA

CA

1

CA

0

CW

R-

CO

M(7

:0)

CO

M7

CO

M6

CO

M5

CO

M4

CO

M3

CO

M2

CD

3

CD

4

CD

5

CD

6

CD

7

BC

AS

_ID

1-

BC

AS

_ID

4-

BC

AS

LO

W-

BC

AS

_T

EM

P-

GU

LP

PB

SE

L-

MO

TO

RO

N-

SP

EE

D2

LE

DO

N

RC

OD

E3

RC

OD

E1

HS

_C

ON

RC

OD

E4

RC

OD

E2

RC

OD

E0

PO

RT

_E

XP

-

BC

AS

_ID

2-

BC

AS

_ID

3-

CR

D-

FL

EX

_A

UT

H-

BP

UR

GE

_IN

-

HS

_S

DC

BN

UL

L_

OK

MO

TO

R_

RE

SE

T-

CD

(7:0

)

PO

RT

_E

XP

2-

CO

IL-

SH

UT

_F

WD

-

AD

_C

OM

P-

SP

EE

D_

RE

SE

T-

NU

LL

_S

TR

AIN

CO

NF

2

CO

NF

1

CD

0

CD

1

CD

2

7O

70CS

WR

RD

U6

9

82

C5

5A

10

A0

9A

1

38

37

36

SD

C_

CO

MR

-

1

+5

V

10

.1B

4 3 2 44

43

42 41

20 21

22

PC

PA

PB

D

7070

17

18

19

15

14

13

11

39

RE

SE

T76 3

5

33

32 31

30

5

10

KR

22

1

7.4

D

21

.C4

24

25

26

27

28

16

T5

95

40

10

KR

25

05

8.1

B

13

.4B

T4

46

T3

33

T4

58

+5

V

T4

35

R2

51

10

K

2

2

T4

74 T2

27

8.1

A

T4

36

8.1

B

T4

59

T5

77

T4

77

21

.C4

7.4

C

T4

56

21

.C4

T5

57

10

KR

24

6

T3

48

7.4

C

3

T4

57

10

KR

24

8

T5

58

T4

85

4

2.4

D

1

T2

10

8.1

B

8.4

B

22

.D4

76543210

1.2

D

7.4

D

+5

V

18

.1C

18

.1C

21

.C4

3

8.1

B

7

13

.1D

D.

MIL

NE

44

5-0

61

67

89

23

10

KR

22

3

T5

76

T6

12

13

.1D

10

.4B

0

T3

91

6.1

A

7.4

C

9

D.

MIL

NE

D.

MIL

NE

56

70

84

5

NO

V 9

4

EX

EC

UT

UIO

N M

ICR

O I

/O

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

CU

RR

EN

CY

DIS

PE

NS

ER

10

KR

24

9

8.1

B

18

.1C

4.4

C

21

.C4

T5

94

6

10

K

R2

75

1.2

B

8.1

D

13

.4B

SW

1

11

22

33

21

.1C

21

.1D

19

.1D

7

10

KR

24

5

5

22

.D4

7.1

A

U5

3

82

C5

5A

10

A0

9A

1

38

37

36

4.4

D

10

.4A

6

21

.C4

4

44

43

42 41

20 21

22

PC

PA

PB

D

70707O

70CS

WR

RD

15

14

13

11

39

RE

SE

T76 3

5

33

32 31

30

5 4 3 2

4.4

C

4.1

B

24

25

26

27

28

16

17

18

19

18

.1D

13

.1D

10

KR

22

2

40

0

8.1

B

4.4

A

10

KR

24

7

T2

09

R2

24

10

K

7.4

C

T5

56

19

.1B U

NIT

:

D

AB

DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

CD

NA

ME

:

RE

V

3

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,R

EP

RO

DU

CE

D O

R U

SE

D E

XC

EP

T A

S

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

08D

R46

14

8

D

M

7 O

CT

94

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

(B)

SE

E S

HE

ET

1

CO

RP

OR

AT

ION

. IT

IS

TO

BE

BC

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

1

08D

R46

89

3

D

M

23

NO

V 9

4B

DR

NU

MB

ER

DF

TS

DU

ND

EE

, S

CO

TL

AN

D

A

SIZ

E

CA

D

AP

PR

OV

ED

:

SU

PS

D B

Y

:

08D

R47

20

9C

M2

7 J

AN

95

CRE

QD

NE

XT

AS

SE

MB

LY

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

TIS

NC

R I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

CL

AS

S

:

DA

TE

:

SU

PE

RS

ED

ES

:

SH

EE

T

OF

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

FL

EX

DIS

K

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

23

4

12

4

A

AU

TH

OR

ISA

TIO

N

12.6-213


DECEMBER 2002



SH

UT

_O

N-

SH

UT

TE

R-

CO

NF

2C

ON

FIG

2

CO

NF

IG1

CO

NF

1

PU

RO

F_

LE

D+

T1

LE

D+

PL

VD

T_

LE

D+

T2

LE

D+

T3

LE

D+

T6

LE

D+

LO

CK

_L

ED

T2

LE

D

PL

VD

T_

LE

D

PU

RO

F_

LE

D

T1

LE

D

LE

DO

N

LE

DO

N

T4

LE

D+

T5

LE

D+

OP

EN

_L

ED

+

LO

CK

_L

ED

+

T7

LE

D+

T8

LE

D+

0R

R2

66

T7

LE

D

T8

LE

D

OP

EN

_L

ED

T6

LE

D

T3

LE

D

T4

LE

D

0R

R2

41

33

RR

32

1

9.4

D

74

07

U4

3

11

10

R2

42

68

R

NO

P

33

RR

27

2

T5

93

NO

P3

3R

R3

22

1.2

C

T1

2

NO

P

R6

33

R

68

R

R2

38

T9

33

RR

32

9

R1

13

3R

R7

+5

V

33

R

9.4

D

MC

14

13

U7

3

MC

14

13

U7

3

2

15

CO

M9

( )

MC

14

13

U7

3

5

12

CO

M9

( )

9.4

A

1.3

C

NO

PR

26

93

3R

+5

V

R1

49

7

10

CO

M9

( )

T5

47

1.3

C

5K

11

R1

25

5K

11

1.3

C 1.3

C

1.1

C

10

0R

R1

50

T6

73

9.4

C

1.3

C

33

0R

R2

40

MC

14

13

U7

3N

OP

33

RR

26

81

1C

OM

9(

)

1.3

C

T3

42

D.

MIL

NE

44

5-0

61

67

89

T2

86

22

D.

MIL

NE

D.

MIL

NE

56

70

84

5

NO

V 9

4

LE

D C

ON

TR

OL

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

CU

RR

EN

CY

DIS

PE

NS

ER

T5

48

6

MC

14

13

U7

3

4

13

CO

M9

( )

23

10

T5

50

33

RR

32

7

+5

V

33

RR

27

3

NO

P3

3R

R2

70

T4

95

5K

11

R1

51

T5

53

R3

28

33

R

T2

60

+5

V

T5

96

T2

61

T6

69

0R

R2

65

T6

72

1.3

C

R3

30

1.3

C

R1

03

3R

+5

V

T5

49

9.4

B

T5

52

33

R

NO

PR

32

43

3R

+5

V

33

RR

32

5

NO

PR

27

13

3R

T5

51

R2

74

33

R

NO

P3

3R

R3

23

56

+5

V

MC

14

13

U7

3

1

16

CO

M9

( )

T6

70

1.1

C

74

07

U4

3

R3

26

33

R

5K

11

R1

23

1.2

C

5K

11

R1

48

1.3

C

10

0R

R1

24

T3

56

98

T2

59

1.1

D

T5

46

74

07

U4

3

34

T2

23

U4

3

74

07

MC

14

13

U7

3

3

14

CO

M9

( )

R2

64

68

R

T6

71

+5

V

68

R

R2

63

T3

20

T4

96

NO

PR

26

73

3R

T4

94

T2

62

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

SU

PE

RS

ED

ES

:

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

4

+5

V

68

R

R2

39

1.4

C

1.4

C

1.4

C

1.4

C

2 1.4

C

1.4

C

1.C

2

1.C

2

(B)

SE

E S

HE

ET

1

DU

ND

EE

, S

CO

TL

AN

D

34

A

DE

VE

LO

PE

R :

C

12

DF

TS

DR

NU

MB

ER

08

DR

47

20

9C

M2

7 J

AN

95

08

DR

46

89

3

DM

2

3 N

OV

94

DD

RE

QD

SIZ

E

B

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

AP

PR

OV

ED

:

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

NE

XT

AS

SE

MB

LY

SH

EE

T

O

F

1.4

C

CA

D

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

C

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

A

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

1.4

C

CO

RP

OR

AT

ION

. IT

IS

TO

BE

BC

1

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

DA

TE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

NA

ME

:

DA

TE

:

B

UN

IT :

3

RE

V

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

08

DR

461

48

D

M

7

OC

T 9

4A

SU

PS

D B

Y

:

CL

AS

S

:

DR

AF

TS

MA

N :

1.4

C

1.4

C

12.6-214DECEMBER 2002




CL

AM

PU

P

SE

TP

UP

CL

OC

K1

CL

AM

PD

N

LE

DO

N

PR

TD

INT

-

MA

INT

D

CL

DO

WN

_L

ED

CL

UP

_L

ED

SE

T_

K

MA

IN_

LE

D

PR

ES

TD

_L

ED

T5

LE

D

SE

T_

J

RE

SP

UP

T1

49

T3

81

22

.2D

T4

69

T6

75

T4

20

5K

11

R2

12

+5

V

T6

32

22

.2D

1K

R2

62

+5

V

T6

33

13

12

RE

SE

T

U5

9

TL

C5

55

C1

23

50

V1

0n

F

TR

IG

8V

DD

4

+5

V

U5

8

&

74

LS

32

74

LS

14 U

48

1

R2

32

5K

11

5C

ON

T

7D

ISC

H

3O

UT

6T

HR

ES

2

R3

35

47

R

+5

V

C1

29

4 5

6

R2

77

7K

5

10

R

T4

61

50

V1

0n

F

R2

76

7K

5

50

V

C1

40

10

nF

R3

20

T6

08

R2

96

12

0R

R2

18

13

.1B

+1

2V

R1

83

5K

11

1

22

.2D

50

V

C1

41

10

nF

T6

10

7K

5

74

LS

11

2

U6

4

S J

CK

K R

T4

21

3

2

5

154

6

T6

06

T5

92

+5

V

T5

75

T3

83

T4

01

T4

23

50

V

C1

12

10

nF

T5

45

T4

19

7K

5

U4

8

1

T5

03

34

+5

V

47

R

R3

33

R2

37

R3

34

47

R

R2

34

10

0K

74

LS

14

44

5-0

61

67

89

+5

V

R3

32

10

R

R3

37

12

0R

+5

V

+5

V

+1

2V

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

OP

TO

SW

ITC

H C

ON

TR

OL

NO

V 9

4 84

5

56

70

D.

MIL

NE

D.

MIL

NE

11

23

R2

93

D.

MIL

NE

+5

V

T6

07

T6

09

9.4

D

+5

V1

20

RR

29

71

20

R

T6

37

R2

13

5K

11

2.1

C

1.3

C

/#

+V

3

-V1

2

7

6

1

12

0R

R3

38

T6

11

LM

33

9

U5

7N

LM

33

9

U5

7N

/#

R2

98

12

0R

+V

3

-V1

2

5

4

2

13

.1B

R2

14

3K

24

T3

84

R2

35

3K

92

T4

67

R2

00

10

K

12

13

R2

33

3K

24

50

V

C1

11

10

nF

3K

92

J4

1

10

11

14

15

162

34

56

78

9

R2

16

+5

V

R3

36

47

R

18

.1A

+5

V

12

0R

R2

94

7.1

C

R2

36

1K

54

T6

36

R2

31

5K

11

1K

54

T3

17

22

.2D

C1

21

50

V

10

0n

F

R2

01

20

K

R2

17

Q2

MT

D3

05

5R

L

D

G

SR3

31

10

R

T6

49

R2

15

10

0K

R2

95

12

0R

R3

19

10

R

D

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

1

CO

RP

OR

AT

ION

. IT

IS

TO

BE

SU

PS

D B

Y

:

2

AD

AT

E

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

TL

C5

55

LIM

ITS

SIZ

E

A 0

8D

R46

14

8

D

M

7 O

CT

94

3

4

RE

V

RE

QD

NE

XT

AS

SE

MB

LY

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RIN

CO

NN

EC

TIO

N W

ITH

TH

E M

AN

U-

B

DU

TY

CY

CL

E 2

1.5

% T

O 2

8.5

%

23

SU

PE

RS

ED

ES

:

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

NA

ME

:

T6

51

CA

D

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

DR

NU

MB

ER

AP

PR

OV

ED

:

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

DU

ND

EE

, S

CO

TL

AN

D

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

1

CD

DE

VE

LO

PE

R :

DF

TS

CL

AS

S

:

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

DA

TE

:

DR

AF

TS

MA

N :

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

PE

RIO

D 2

47

uS

- 3

25

uS

(B)

SE

E S

HE

ET

1

4

08

DR

468

93

DM

2

3 N

OV

94

B

BC

08D

R47

20

9C

M2

7 J

AN

95

C

SH

EE

T

O

FO

F T

HE

NC

R E

QU

IPM

EN

T T

O W

HIC

H

UN

IT

:

A

12.6-215


DECEMBER 2002



C1

02

50

V1

00

nF

50

V

C4

31

00

nF

10

0n

FC

13

2

50

V5

0V

C1

51

10

0n

FC

52

50

V1

00

nF

50

V

C1

01

10

0n

F1

00

nF

C7

2

50

V

C5

6

T6

05

10

0n

FC

79

50

V

T1

66

50

V1

00

nF

10

0n

FC

13

0

50

V

10

0n

FC

59

50

V5

0V

C8

51

00

nF

T2

00

T5

89

T4

310

0n

F5

0V

C6

5

T4

03

T6

5

10

0n

F5

0V

C1

18

T3

52

T5

67

10

0n

F1

00

nF

C9

7

50

V

T2

74

10

0n

FC

53

50

V

10

0n

FC

12

2

50

V

50

V

C7

3

T5

20

10

0n

F5

0V

C8

2

22

uF

15

V

C1

8

+1

2V

10

0n

FC

13

8

50

V

-12

V

10

0n

F

50

V

C1

37

50

V

C9

8

22

uF

15

V

C1

7

10

0n

F

10

0n

FC

13

4

50

V

10

0n

F

47

uF

63

V

C2

3

10

0n

FC

12

6

50

V

50

V

C7

7

10

0n

FC

96

50

V

D.

MIL

NE

D.

MIL

NE

56

70

84

5

NO

V 9

4

DE

CO

UP

LIN

G

DIS

PE

NS

ER

CO

NT

RO

L

CU

RR

EN

CY

DIS

PE

NS

ER

10

0n

F

10

0n

F5

0V

C1

31

10

0n

FC

61

50

V

D.

MIL

NE

44

5-0

61

67

89

23

12

+5

V

10

0n

F

50

V

C4

4

10

0n

F5

0V

C9

5

10

0n

FC

86

50

V1

00

nF

10

0n

F5

0V

C1

04

C8

7

50

V

10

0n

FC

64

50

V

10

0n

F

C5

4

50

V

C9

3

22

uF

C2

0

15

V

C1

24

50

V

10

0n

FC

88

50

V

50

V

10

0n

F5

0V

C4

7

10

0n

FC

67

50

V

10

0n

F

10

0n

F5

0V

C1

14

10

0n

FC

12

5

50

V

10

0n

F5

0V

C9

1

10

0n

FC

90

50

V

50

V

C1

05

C1

42

50

V

10

0n

F

10

0n

F5

0V

C6

6

10

0n

F

10

0n

F5

0V

C1

35

10

0n

F

50

V

C5

7

10

0n

F5

0V

C1

39

22

uF

15

V

C1

2

50

V

C1

54

+1

2V

10

0n

F

50

V

10

0n

FC

71

50

V

10

0n

F5

0V

C4

6

10

0n

FC

80

22

uF

15

V

C1

11

00

nF

50

V

C9

21

00

nF

C7

6

50

V

10

0n

F

10

0n

F5

0V

C4

5

T8

0

10

0n

F5

0V

C4

1

C5

5

50

V1

00

nF

50

V

C1

20

10

0n

F

10

0n

FC

74

50

V

C8

9

10

0n

F5

0V

C1

19

10

0n

F5

0V

C1

33

10

0n

FC

60

50

V

50

V

10

0n

F5

0V

C1

08

10

0n

F5

0V

C1

13

10

0n

FC

11

6

50

V

C0

8D

R4

72

09

CM

27

JA

N 9

5

08

DR

46

89

3

D

M

2

3 N

OV

94

B

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

DU

ND

EE

, S

CO

TL

AN

D

A

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

CO

RP

OR

AT

ION

. IT

IS

TO

BE

D

DR

NU

MB

ER

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

SIZ

E

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

CL

AS

S

:

B A

1

D

C

DE

VE

LO

PE

R :

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RIN

CO

NN

EC

TIO

N W

ITH

TH

E M

AN

U-

4

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

2

DF

TS

NE

XT

AS

SE

MB

LY

UN

IT

:

(B)

SE

E S

HE

ET

1

DR

AF

TS

MA

N :

SH

EE

T

O

FC

AD

DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

RE

QD

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

AP

PR

OV

ED

:

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

12

3

A

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

4

SU

PS

D B

Y

:

SU

PE

RS

ED

ES

:

DA

TE

:

3

NA

ME

:

RE

V

+2

4V

I/L

08

DR

46

14

8

D

M

7

OC

T 9

4

BC

12.6-216DECEMBER 2002




CD

4A

2D

-

A2

D-

CD

2

CD

7

LV

DT

2

MU

X2

-

CW

R-

CW

R-

MU

X1

-

TS

EN

5

TS

EN

4

PIC

K_

SE

N2

TS

EN

6

TS

EN

3

CD

0

CD

5C

RD

-

CR

D-

CD

(7:0

)

AD

_C

OM

P-

CD

3

CD

1

CD

6

00

H_

RE

F

RC

OD

E2

RC

OD

E0

CL

AM

PD

N

SH

UT

_L

OC

K

INT

ER

LO

CK

SH

UT

_O

PE

N

PIC

K_

SE

N4

PIC

K_

SE

N3

RC

OD

E1

MU

X3

-

TS

EN

7

TS

EN

8

PIC

K_

SE

N1

LV

DT

1

TS

EN

2

PU

R_

OV

ER

PR

E_

LV

DT

TS

EN

1

2.4

5V

1.2

C

0

+4

.67

V

80

H_

RE

F

CL

AM

PU

P

LO

CK

_L

ED

+

7G

0 MU

X/D

EM

UX

U6

1

CD

40

51

5.4

C 7.4

C

T1

75

47

11

A1

0B

9C

3C

OM

6IN

H

16

VD

D

7V

EE

8V

SS

6.4

B

T4

62

a2k

15

.4D

1

13

01

41

15

21

23

14

55

26

+1

2V

11

.4D

15

.4B

T4

72

D3

0

BA

T5

4+5

V

CD

40

51

U6

2

MU

X/D

EM

UX

0G

7

01

3

1

T2

28

15

31

2

41

55

62

74

A1

1

B1

0

C9

CO

M3

INH

6

VD

D1

6

VE

E7

VS

S8

1.2

C

1.2

C

+5

V

2

5.4

B

8.4

B

14

2

TL

C2

72

U1

5

N

T5

66

T5

74

15

.4C

T1

43

3

T6

52

6

TP

2

+V

8

-V4

3

21

8.4

B

+5

V

+5

V

1.1

C

1.2

C

8.4

B

9K

09

R6

7

+5

V

T5

09

7.4

C

+1

2V

T6

20

20

V

C9

2.2

uF

T5

79

T5

81

7.4

D

T5

86

R6

51

0K

T5

78

T6

16

T5

99

2 3 4 5

T5

84

T5

82

18

8 6

AD

C0

82

0 U2

4

0 7

DBIN

T

WR

RD

CS

/#O

FL

11

.4C

14

15

16

17

MO

DE

7

NC

19

VIN

1

VR

EF

+1

2

VR

EF

-1

1

13

9

T5

08

1.1

C

15

.4A

T1

71

8+

V

4-V

5

67

9.4

D

D2

8

1.2

C

1.2

C

a2k

1K

R2

61

N

U1

5

TL

C2

72

D.

MIL

NE

D.

MIL

NE

1

32

34

45

-06

16

78

9

D.

MIL

NE

+5

V

TP

1

BA

T5

4

0R

R6

3

T1

07

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

AN

AL

OG

UE

P

RO

CE

SS

ING

NO

V 9

4 84

5

56

70

D2

9B

AT

54

a2k

R2

60

1.2

C

7

9.4

D

1.2

CT

47

0

5K

11

1.2

C

10

KR

66

01

3

11

4

2

10

0R

9.4

B

R1

07

6

VD

D1

6

VE

E7

VS

S8

5

CD

40

51

U6

3

MU

X/D

EM

UX

0G

7

T1

69

15

31

2

41

55

62

74

A1

1

B1

0

C9

CO

M3

INH

T1

61

6.4

A

T5

83

9.4

D

15

.4B

10

KR

64

50

V

C6

2

4

T3

59

T6

50

7.1

A

T3

6

10

0n

F

T1

09

T6

18

T4

68

T1

59

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

34

CO

RP

OR

AT

ION

. IT

IS

TO

BE

DA

TE

:

DR

AF

TS

MA

N :

D

ABC

NE

XT

AS

SE

MB

LY

B

SU

PS

D B

Y :

SU

PE

RS

ED

ES

:

SH

EE

T

OF

08

DR

46

14

8

DM

7

OC

T 9

4A

2.3

3V

A

DU

ND

EE

, S

CO

TL

AN

D

PL

AC

E C

AP

CL

OS

E V

RE

F+

IN

PU

T P

IN.

DE

VE

LO

PE

R :

1

CA

D

C0

8D

R4

72

09

CM

27

JA

N 9

5

08

DR

46

89

3

D

M

23

NO

V 9

4

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

DR

NU

MB

ER

DF

TS

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

CL

AS

S

:

2

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

AP

PR

OV

ED

:

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

B

4

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

(B)

SE

E S

HE

ET

1T

HE

CO

NT

EN

T O

F T

HIS

DO

CU

ME

NT

10

.D2

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

D

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RIN

CO

NN

EC

TIO

N W

ITH

TH

E M

AN

U-

UN

IT :

+/-

2.5

%

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

2

C

1

NA

ME

:

RE

V

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

RE

QD

SIZ

E

DA

TE

3

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

12.6-217


DECEMBER 2002



TS

EN

1T

SE

N1

TS

EN

3T

SE

N3

TS

EN

8

TS

EN

8

PR

E_

LV

DT

PR

E_

LV

DT

TS

EN

4

TS

EN

4

TS

EN

7T

SE

N7

PU

R_

OV

ER

PU

R_

OV

ER

10

nF

50

V

C1

56

TS

EN

2

TS

EN

2

TS

EN

6

TS

EN

6

1.2

C

1.2

C

1.2

C

3K

24

R3

10

4K

75

R2

88

3K

24

R2

86

1.2

C1

0n

F

1.2

C

1.2

C

1.2

C

1.2

C

10

nF

C1

48

50

V

C1

59

50

V

R2

87

10

nF

C1

58

50

V

10

nF

C1

46

50

V

1.2

C

20

K

R2

90

3K

24

3K

24

R3

08

14

3K

24

R3

09

10

nF

50

V

C1

45

5K

11

R3

11

1.2

C1

.2C

1.2

C

D.

MIL

NE

44

5-0

61

67

89

23

1.2

C

1.2

C

D.

MIL

NE

D.

MIL

NE

56

70

84

5

NO

V 9

4

SE

NS

OR

IN

PU

TS

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

CU

RR

EN

CY

DIS

PE

NS

ER

1.2

C

R2

89

6K

81

1.2

C

C1

57

50

V

10

nF

50

V

C1

47

10

nF

1.2

C

1.2

C

10

nF

DF

TS

23

08

DR

46

14

8

D

M

7

OC

T 9

4A

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

RE

QD

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

AP

PR

OV

ED

:

SU

PS

D B

Y

:

12

C0

8D

R472

09

C

BC

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

DU

ND

EE

, S

CO

TL

AN

D

UN

IT

:

D

AAB

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

C1

49

50

V

CM

27

JA

N 9

5

08

DR

46

89

3

D

M

2

3 N

OV

94

B

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

CL

AS

S

:

DA

TE

:

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

3

CA

D

4

DA

TE

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

D

SU

PE

RS

ED

ES

:

SH

EE

T

O

F

CO

RP

OR

AT

ION

. IT

IS

TO

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

1

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

SIZ

EN

EX

T A

SS

EM

BL

Y

4

(B)

SE

E S

HE

ET

1

NA

ME

:

RE

VD

R N

UM

BE

R

12.6-218DECEMBER 2002




PS

EN

3

PS

EN

2

PIC

K_

SE

N2

PS

EN

1

TS

EN

5T

SE

N5

_E

BA

T5

4D

38

a2k

PIC

K_

SE

N3

PS

EN

4

PIC

K_

SE

N4

PIC

K_

SE

N1

T6

63

+1

2V

13

.1D

3.3

nF

C2

6

50

V

T5

01

T5

61

T6

78

T5

60

T6

79

T5

31

T5

80

T4

65

T5

16

+1

2V

T6

64

10

K

+5

V

T5

32

D3

9

T6

17

20

KR

25

3

R2

84

13

.1C

+1

2V

U7

7

N

+V

4

-V1

1

10

98

BA

T5

4

a2k

13

.1C

C1

43

50

V

+1

2V

9K

09

R2

81

1.1

B

LM

32

4

D4

5B

AT

54

a2k

1.2

B

10

nF

R2

82

10

K

R3

03

10

K

+5

V

50

V

C1

53

10

nF

5

10

nF

C1

52

50

V

3.3

nF

C2

7

50

V

LM

32

4

U7

7

N

+V

4

-V1

19

K0

9R

30

2

67

1.2

B

T5

59

50

V

C1

44

10

nF

T4

63

+5

V

a2

k

+5

V

13

.1D

1.2

C

+5

V

47

K

BA

T5

4

D3

6

+1

2V

20

K

R2

29

13

.1D

BA

T5

4D

35

R2

28

a2k

TL

C2

72

U6

5N

+V

8

-V4

3

R2

26

9K

09

2

1

1K

54

R2

52

0.2

2u

FC

22

50

V

N

U7

7

LM

32

4

BA

T5

4

D3

7a

2k

+1

2V

TL

C2

72

U6

5N

+V

8

-V4

5

6

7

D.

MIL

NE

D.

MIL

NE

56

70

84

5

NO

V 9

4

SE

NS

OR

IN

PU

TS

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

4+

V

11

-V

12

13

14

NO

P

1u

FC

28

16

V R2

83

9K

09

10

K

R2

27

D.

MIL

NE

44

5-0

61

67

89

23

15

+V

11

-V

3

21

1.1

B

CU

RR

EN

CY

DIS

PE

NS

ER

R3

04

9K

09

10

K

R3

05

N

U7

7

LM

32

4

4

5K

11

R2

54

BA

T5

4D

44

a2k

CL

AS

S

:

B

DU

ND

EE

, S

CO

TL

AN

D

UN

IT

:

NE

XT

AS

SE

MB

LY

D

AP

PR

OV

ED

:

SU

PS

D B

Y

:

4

08

DR

46

14

8

D

M

7

OC

T 9

4A

SH

EE

T

O

F

A

RE

QD

SIZ

E

1

C

CO

RP

OR

AT

ION

. IT

IS

TO

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RIN

CO

NN

EC

TIO

N W

ITH

TH

E M

AN

U-

FA

CT

UR

E, M

AIN

TE

NA

NC

E A

ND

US

E

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

CD

12

(B)

SE

E S

HE

ET

1

3

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

DR

NU

MB

ER

DA

TE

:

SU

PE

RS

ED

ES

:

CA

D

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

08

DR

46

89

3

D

M

2

3 N

OV

94

B

2

08

DR

47

20

9C

M2

7 J

AN

95

34

AB

DF

TS

DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

RE

V

NA

ME

:

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

C

12.6-219


DECEMBER 2002



EN

_P

RE

S_

BD

EN

_P

RE

S_

AC

PR

ES

_A

C_

CU

R

CH

OP

_B

D

CH

OP

_A

C

PR

ES

EN

T_

D

PR

ES

EN

T_

B

PR

ES

EN

T_

A

PR

ES

EN

T_

C

R5

2

3K

92

PR

ES

_A

PR

ES

_C

PR

ES

_B

PR

ES

_D

PR

ES

_B

D_

CU

R

EN

_P

RE

S

T8

9

T6

7

T1

30

T1

32

19

.4A

T1

27

+5

V

T8

8

T8

2

T5

7

20

.1D

19

.4C

T1

82T

61

+5

V

5K

11

R1

3

T5

6

5K

11

R1

5

T9

0

R1

2

5K

11

9

+5

V

T4

5

T5

9

+5

V

20

.1C

+5

V

+5

V

U1

1

&7

4L

S0

8

R5

31

K5

4

10

8

T1

14

20

.1D

/#

U1

1

&7

4L

S0

81 2

3

2

T1

29

T6

8

D.

MIL

NE

D.

MIL

NE

56

70

84

5

NO

V 9

4

PR

ES

EN

TE

R M

OT

OR

CO

NT

R

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

CU

RR

EN

CY

DIS

PE

NS

ER

19

.4C

NU

20

LM

33

9

3+

V

12

-V

5

4

20

.1C

5K

11

R5

5

+5

V

D.

MIL

NE

44

5-0

61

67

89

23

16

U1

2

74

LS

74

3C

2D

5

1R

4S

6

R7

7

3K

24

1n

F5

0V

C4

2

5K

11

+5

V

19

.4C

1n

FC

51

50

V

20

.1D

R7

8

3K

24

20

.1C

R5

4

5

6

U1

1

&7

4L

S0

81

2

13

11

+5

V

19

.4C

T5

5

U1

1

&7

4L

S0

84

-V1

2

9

8

14

5K

11

R5

6

T6

2

13

R

10

S

8

21

.4D

19

.4A

LM

33

9

U2

0N

/#

+V

3

R1

4

5K

11

+5

V

U1

2

74

LS

74

11

C

12

D

9

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

2

UN

IT

:

NA

ME

:

RE

V

SU

PE

RS

ED

ES

:

SH

EE

T

O

FC

AD

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

DU

ND

EE

, S

CO

TL

AN

D

D

SIZ

EN

EX

T A

SS

EM

BL

Y

DA

TE

:

2

08

DR

46

89

3

D

M

2

3 N

OV

94

B

CL

AS

S

:

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

1

SU

PS

D B

Y

:

DF

TS

DA

TE

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

3

4DR

NU

MB

ER

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

1

B

DR

AF

TS

MA

N :

4

AP

PR

OV

ED

:

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

08

DR

46

14

8

D

M

7

OC

T 9

4AC

ABC

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

3

(B)

SE

E S

HE

ET

1

08

DR

47

20

9C

M2

7 J

AN

95

C

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

D

RE

QD

A

DE

VE

LO

PE

R :

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

CO

RP

OR

AT

ION

. IT

IS

TO

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

12.6-220DECEMBER 2002




CL

AM

PE

R_

C

CL

AM

P_

C

CL

AM

P_

B

CL

AM

P_

D

CL

AM

PE

R_

A

CL

AM

P_

BD

_C

UR

EN

_C

LA

MP

_A

C

EN

_C

LA

MP

_B

D

CL

AM

P_

A

EN

_C

LA

MP

CH

OP

_A

C

CH

OP

_B

D

CL

AM

P_

AC

_C

UR

CL

AM

PE

R_

D

CL

AM

PE

R_

B

+5

V

T2

15

+5

V+5

V

19

.4B

T1

65

T2

42

+5

V

+5

V

+5

V

5K

11

R9

1

21

.4C

19

.1B

20

.1B

23

.1C

19

.4B

19

.4B

74

LS

08

U2

9

&

5K

11

9 10

8

R5

05

K1

15

K1

1R

48

T1

26

R5

1 R9

7

3K

24

+5

V

5K

11

R4

9

20

.1B

20

.1B

5K

11

R7

5

+5

V+

5V

74

LS

08

U2

9

&1 2

R7

61

4K

R9

5

3K

92

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

CL

AM

P M

OT

OR

CO

NT

RO

L

NO

V 9

4 84

5

56

70

D.

MIL

NE

D.

MIL

NE

2

34

45

-06

16

78

9

D.

MIL

NE

20

.1B

20

.1A

/#

NU

20

LM

33

9

3

3+

V

12

-V

11

10

13

T2

41

T1

28

17

19

.4A

16

.1C

20

.1C

19

.4A

16

.1A

/#

NU

20

LM

33

9

T1

48

3+

V

12

-V

7

6

1

T1

74

T2

39

T1

76

19

.4B

+5

V

U3

0

74

LS

74

T1

46

T1

15

T2

16

&

U2

9

74

LS

08

11

C

12

D

9

13

R

10

S

8

T1

40

20

.1B

T1

45

U3

0

74

LS

74

3C

2D

5

1R

4

4 5

6

1n

FC

50

50

V

R9

25

K1

1

T1

52

&

U2

9

74

LS

08

S

6

T1

81

13

11

R9

6

3K

24

T1

83

50

V

C6

81

nF

12

C0

8D

R4

72

09

CM

27

JA

N 9

5

08

DR

46

89

3

D

M

2

3 N

OV

94

B

DR

NU

MB

ER

DF

TS

DA

TE

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

08

DR

46

14

8

D

M

7

OC

T 9

4A

AC

HA

NG

ES

: (

A)

INIT

IAL

RE

LE

AS

E

SH

EE

T

O

FC

AD

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

DU

ND

EE

, S

CO

TL

AN

D

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

AB

D

3

CD

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

CL

AS

S

:

SU

PE

RS

ED

ES

:

CO

RP

OR

AT

ION

. IT

IS

TO

BE

(B)

SE

E S

HE

ET

1

BC

3

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

2

DE

VE

LO

PE

R :

SU

PS

D B

Y

:

1

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

2

UN

IT

:

NA

ME

:

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

RE

QD

SIZ

EN

EX

T A

SS

EM

BL

Y

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

AP

PR

OV

ED

:

4

1

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

4

DA

TE

:

DR

AF

TS

MA

N :

RE

V

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

12.6-221


DECEMBER 2002



SP

EE

D2

CL

OC

KE

N-

INIT

IAL

PR

ES

_M

ED

IUM

PR

ES

_H

IGH

SH

UT

TE

R_

P-

SH

UT

TE

R-

SP

EE

D1

T1

99

CL

OC

K

CL

AM

P_

HIG

H

SP

EE

D_

RE

SE

T-

CL

OC

K1

U4

3

74

07

13

12

T7

0

T4

45

T4

07

T3

55

T2

40

T2

56

R2

4

1K

T4

31

T2

12

T3

13

T2

55

T1

17

T3

60

T1

37

T4

16

T1

38

T3

03

+5

V

T2

37

T3

77

T3

12

T5

54

50

V

C7

51

0n

F

T8

5

T2

11

T3

69

R1

16

10

0K

+1

2V

+1

2V

+5

V

T1

63

T2

7

+5

V

R1

19

10

0K

R1

91

10

K

T2

35

+1

2V

10

0K

+5

V

+5

V

+5

V

+5

V

R1

7

R1

93

1K

54

+5

V

10

K

R1

92

R1

70

10

K

10

K

R5

9

10

0K

T3

36

5K

11

T2

46

R1

69

19

.1D

T3

14

R5

8

10

0K

R2

5

50

V

C7

83

3p

FN

OP

1

U1

0

74

LS

14

34

+5

V

D.

MIL

NE

D.

MIL

NE

18

R6

1

17

K8

C3

50

0V

4.3

nF

7

9.4

D

T3

68

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

ST

EP

PE

R M

OT

OR

OS

CIL

LA

T

NO

V 9

4 84

5

56

70

5K

11

R1

26

23

44

5-0

61

67

89

D.

MIL

NE

NU

6

TL

C2

72

8+

V

4-V

5

6

T9

1

+5

V

R6

05

7K

6

14

+V

7-V

131

2T

35

1 2

3 14

13

F

FU

9

40

66

+5

V

9.4

C

+5

V

21

.1D

74

LS

12

3

U4

0R

&

CX

RX

/CX

10

uF

+CT

==

0

CT

30

U2

1

74

LS

39

3

41

5

9.4

D

123 4 5 6

5K

11

R1

20+

5V

16

V

C1

6

T1

77

74

LS

39

3

U2

1

0 3

CT

CT

==

0

+1

312

11

10 9 8

74

LS

02

T2

17

F

FU

9

40

661

4

10

0R

R8

6

+V

7-V

689

T6

9

U1

0

1

U5

012 3

1

T1

73

74

LS

14

56

10

0R

R1

89

68

0K

R1

67

T3

66

T2

85

7G

0 MU

X/D

EM

UX

U5

6

T9

2

55

26

47

11

A1

0B

9C

3C

OM

6

NO

P

R1

68

3K

01

R1

8

10

0K

CD

40

51

13

01

41

15

21

23

14

R1

15

39

2K

INH

16

VD

D

7V

EE

8V

SS

R1

18

5K

11

R1

90R

24

4

-12

V

11

.2B

9.4

D

+5

V

10

K

63

V

C1

9

1u

F

+5

V

N

U4

1

10

0R

-V

10

TL

08

4

4+

V

11

-V

3

21

+5

V

R1

65

R1

9

10

0R

N

U4

1

TL

08

4

4+

V

11

12

13

98

NU

41

TL

08

4

4+

V

11

-V

5

6

7

R1

13

1K

51

K1

&U

58

74

LS

32

-12

V

11

D3

1

BA

T5

4

a2k

-12

V

T1

62

T2

05

2

1

T3

67

T2

8

D3

2

BA

T5

4

NU

6

TL

C2

72

8+

V

4-V

3

R1

14

10

0K

40

66

R1

6

10

0K

+V

14

-V7

543

+5

V

9.4

D

a2

k

4

UN

IT :

DE

VE

LO

PE

R :

DR

NU

MB

ER

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

11

CO

RP

OR

AT

ION

. IT

IS

TO

BE

AP

PR

OV

ED

:

CD

A

PU

LS

E O

N 2

75

uS

+

/- 2

5%

DF

TS

DA

TE

(B)

SE

E S

HE

ET

1

23

AT

HE

CO

NT

EN

T O

F T

HIS

DO

CU

ME

NT

23

DU

ND

EE

, S

CO

TL

AN

D

CL

AS

S

:

DA

TE

:

DR

AF

TS

MA

N :

CA

D

U9

F

F

SIZ

EN

EX

T A

SS

EM

BL

Y

D

RE

QD

B

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,R

EP

RO

DU

CE

D O

R U

SE

D E

XC

EP

T A

S

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RIN

CO

NN

EC

TIO

N W

ITH

TH

E M

AN

U-

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

SU

PS

D B

Y

:

NA

ME

:

SU

PE

RS

ED

ES

:

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

N

CR

(M

AN

UF

AC

TU

RIN

G)

LT

D

B

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

08

DR

46

14

8

DM

7

OC

T 9

4AC

08D

R47

20

9C

M27

JA

N 9

5

08

DR

46

89

3

DM

2

3 N

OV

94

B

SH

EE

T

O

F

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

4

C

RE

V

12.6-222DECEMBER 2002




CH

OP

_A

C

EN

_P

RE

S

CL

AM

P_

D

CL

AM

P_

A

CL

AM

P_

B

CL

AM

P_

C

EN

_C

LA

MP

PR

ES

_B

PR

ES

_D

PR

ES

_C

PR

ES

_A

DIR

1

T1

85

SE

QB

CL

OC

K

MO

TO

R_

RE

SE

T-

SE

QD

SE

QA

SE

QC

CH

OP

_B

D

R9

9

5K

11

NO

P

T1

86

R8

02

0K

T3

76

T1

31

74

LS

14 U2

8

11

11

0

T1

87

5K

11

R1

01

NO

P

5K

11

R1

00

NO

P

T1

41

&

T1

11

74

LS

11

2

U2

5

S J

CK

K R

13 2

5

154

6

+5

V

10

nF

U2

6

74

LS

08

4 5

6

T1

68

5K

11

5K

11

R8

1

50

V

C5

8

13

12

18

.4D

+5

V

+5

V

R9

8

16

.1C

+5

V

&

16

.1A

1

U2

8

74

LS

14

3

RE

SE

T

U2

7

TL

C5

55

5R

79

10

K

17

.1D

74

LS

11

2

U2

5

S J

CK

K R

U2

6

74

LS

08

1 29

14

10

7

21

.4D

CO

NT

7D

ISC

H

3O

UT

6T

HR

ES

2T

RIG

8V

DD

4

9 10

8

+5

V

EN

U1

7

131

1

12

2 4 6 8

18

16

14

12

9.4

C

74

LS

08

U2

6

&

5K

11

R1

04

23

.4C

74

LS

24

4

T1

7

1

T2

18

+5

V

T3

49

T1

80

T1

42

T1

67

T1

33

T2

14

T3

41

T1

16

17

.1D

T1

4

T2

26

T1

84

T3

75

T1

12

T8

1

T2

24

74

LS

14 U2

8

1

T2

51

T3

61

T3

44

74

LS

74

11

C

12

D

9

13

R

10

S

34

T2

22

16

.1D

T2

20

U1

9

+5

V

16

.1D

T1

88

+5

V

8

+5

V

23

.4C

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

ST

EP

PE

R M

OT

OR

SE

QU

EN

C

NO

V 9

4 84

5

56

70

D.

MIL

NE

D.

MIL

NE

19

23

44

5-0

61

67

89

D.

MIL

NE

74

LS

08

U2

6

&1

2

+5

V

13

11

+5

V

23

.4C

16

.1D

23

.4C

5K

11

R1

03

CU

RR

EN

CY

DIS

PE

NS

ER

8

1n

FC

69

50

V

R1

98

10

K

74

LS

02

U5

01

17

.1D

T2

25

9

10

R8

35

K1

1

74

LS

24

4

U1

7

EN

11

R1

02

5K

11

NO

P

16

.1D

+5

V

7 5 3

19

74

LS

74

U1

9

9.4

D

+5

V

4

6

C7

0

50

V1

00

nF

13

15

17

9

5 6

4

C3

D2

5

R1

S

21

.4C

74

LS

14 U2

8

11

U5

0

74

LS

02

2

17

.1C

T2

19

R8

25

K1

1

A

DR

AF

TS

MA

N :

NE

XT

AS

SE

MB

LY

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

TIS

NC

R I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

RE

V

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

1

SU

PE

RS

ED

ES

:

SH

EE

T

O

FC

AD

(B)

SE

E S

HE

ET

1

C

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

D

A

2

DU

ND

EE

, S

CO

TL

AN

D

UN

IT

:

NA

ME

:

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

1

4

B

DR

NU

MB

ER

DF

TS

C

DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

3

DA

TE

:

AB

C0

8D

R4

72

09

CM

27

JA

N 9

5

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

CO

RP

OR

AT

ION

. IT

IS

TO

BE

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

2

4

SU

PS

D B

Y

:

3

RE

QD

SIZ

E

D

1

CL

AS

S

:

08

DR

46

89

3

D

M

2

3 N

OV

94

B

DE

VE

LO

PE

R :

AP

PR

OV

ED

:

08

DR

46

14

8

D

M

7

OC

T 9

4

12.6-223


DECEMBER 2002



CL

AM

PE

R_

C

CL

AM

P_

D+

CL

AM

P_

B+

CL

AM

PE

R_

D

EN

_C

LA

MP

PR

ES

EN

T_

D

PR

ES

EN

T_

C

EN

_P

RE

S

PR

ES

_C

+

PR

ES

_D

+

PR

ES

EN

T_

A

PR

ES

_A

+

PR

ES

_B

+

CL

AM

P_

C+

CL

AM

PE

R_

B

CL

AM

PE

R_

A

PR

ES

EN

T_

B

CL

AM

P_

A+

T1

13

CL

AM

P_

BD

_C

UR

PR

ES

_A

C_

CU

R

1.4

D

MU

RD

31

0

D1

5

PR

ES

_B

D_

CU

R

CL

AM

P_

AC

_C

UR

2

1.4

D

12

T5

8

17

.1B

L2

98

N U4

MU

RD

31

0

D1

21

2

OU

T2

3

OU

T3

13

OU

T4

14

SE

NS

EA

1

SE

NS

EB

15

VS

4

MU

RD

31

0

D1

012

T1

8

EN

A6

EN

B1

1

IN1

5

IN2

7

IN3

10

IN4

12

OU

T1

MU

RD

31

0

D1

112

0R

5R

3

R4

0R

5

T1

6

T2

T1

5

T3

MU

RD

31

0

D4

12

T1

T1

47

1.4

D

MU

RD

31

0D

112

MU

RD

31

0

D1

412

MU

RD

31

0

D9

12

1.4

D

1S

EN

SE

A1

5S

EN

SE

B

4V

S

21

.4D

MU

RD

31

0D

512

16

.1B

U3

L2

98

N

6E

NA

11

EN

B

5IN

17

IN2

10

IN3

12

IN4

2O

UT

13

OU

T2

13

OU

T3

14

OU

T4

16

.1B

1.3

D

1.3

D

16

.4D

10

0n

FC

38

50

V

16

.4D

T8

7

10

0n

F5

0V

C3

7

MU

RD

31

0

D1

612

17

.4D

T1

39

MU

RD

31

0D

312

1.3

D1

7.4

D

U2

L2

98

N

6E

NA

11

EN

B

5IN

17

IN2

10

IN3

12

IN4

2O

UT

13

OU

T2

13

OU

T3

14

OU

T4

1S

EN

SE

A1

5S

EN

SE

B

4V

S

MU

RD

31

0

D6

12

21

.4C

T6

6

10

0n

F5

0V

C4

0

22

uF

C4

35

V1

7.4

D

MU

RD

31

0

D8

12

T4

MU

RD

31

0

D1

31

0R

5R

2

16

.4D

1.3

D

10

0n

F

R1

0R

5

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

ST

EP

PE

R M

OT

OR

DR

IVE

RS

84

5

56

70

D.

MIL

NE

D.

MIL

NE

20

23

44

5-0

61

67

89

D.

MIL

NE

16

.4D

2

T1

3

MU

RD

31

0D

7C

39

50

V

U1

EN

A6

EN

B1

1

IN1

5

IN2

7

IN3

10

IN4

12

OU

T1

2

OU

T2

3

OU

T3

22

uF

35

V

C5

VS

4

17

.4D

17

.1B

MU

RD

31

0

D2

1

12

L2

98

N

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

3

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

(B)

SE

E S

HE

ET

1

CO

RP

OR

AT

ION

. IT

IS

TO

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

B

2

T8

4

13

OU

T4

14

SE

NS

EA

1

SE

NS

EB

15

B

A

NE

XT

AS

SE

MB

LY

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

A

+2

4V

I/L

SIZ

E

12

+2

4V

I/L

+2

4V

I/L

+2

4V

I/L

CA

D

D

CL

AS

S

:

DA

TE

:

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

AL

L L

29

8 D

EV

ICE

S A

RE

CO

NN

EC

TE

D

TO

PO

WE

R G

RO

UN

D.

+2

4V

I/L

+2

4V

I/L

RE

QD

C

CL

OS

E T

O L

29

8N

VS

PIN

PO

SIT

ION

CA

PA

CIT

OR

CL

OS

E T

O L

29

8N

VS

PIN

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

C

DA

TE

AP

PR

OV

ED

:

SU

PS

D B

Y

:

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

DU

ND

EE

, S

CO

TL

AN

D

DF

TS

SU

PE

RS

ED

ES

:

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

TIS

NC

R I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y

NA

ME

:

RE

VD

R N

UM

BE

R

34

PO

SIT

ION

CA

PA

CIT

OR

CL

OS

E T

O L

29

8N

VS

PIN

1

A

PO

SIT

ION

CA

PA

CIT

OR

S

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

2

D

4

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.S

HE

ET

OF

PO

SIT

ION

CA

PA

CIT

OR

S

C0

8D

R4

72

09

CM

27

JA

N 9

5

08

DR

46

14

8

D

M

7

OC

T 9

4

UN

IT

:

CL

OS

E T

O L

29

8N

VS

PIN

12.6-224DECEMBER 2002




TS

EN

3+

TS

EN

6+

TS

EN

7+

TS

EN

8+

PU

R_

OV

ER

+

EN

_C

LA

MP

EN

_P

RE

S

SH

UT

_S

OL

-

EN

_C

LA

MP

-

EN

_P

RE

S-

SH

UT

TE

R_

P-

CA

S_

ID3

-

CA

S_

ID4

-

CA

S_

TE

MP

-

BC

AS

LO

W-

BC

AS

_ID

3-

BC

AS

_ID

2-

BC

AS

_ID

4-

BC

AS

_ID

1-

BC

AS

_T

EM

P-

TS

EN

1+

PR

E_

LV

DT

+

TS

EN

2+

TS

EN

5_

E+

TS

EN

4+

9

CA

SL

OW

-

1.2

A

T6

31

CA

S_

ID1

-

CA

S_

ID2

-

D2

7M

UR

S1

20

T3

T6

13

74

LS

14 U2

8

18

T6

14

R3

46

15

0R

ak

18

.4B

+5

V

T6

21

9.4

D

NO

P

T2

13

U7

6

56

23

.1C

20

.1D

19

.1C

T6

28

R3

43

15

0R

NO

P

R3

44

15

0R

NO

PR

34

0

16

.1C

NO

P

R8

82

0K

NO

P

R3

41

15

0R

U1

0

11

11

0

9.4

D

15

0R

0R

R3

39

23

.1C

20

.1B

19

.1B

17

.1C

74

LS

14

ST

EP

PE

R C

UR

RE

NT

LE

VE

LS

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

CU

RR

EN

CY

DIS

PE

NS

ER

Q1

MT

D3

05

5R

L

D

G

S

T4

11

R8

7

1K

D.

MIL

NE

44

5-0

61

67

89

23

21

D.

MIL

NE

D.

MIL

NE

56

70

84

5

NO

V 9

4

T8

6T

17

9

+5

V

T6

35

T6

23

T6

26

T3

8

R2

78

10

K+5

V

+5

V

R2

79

10

K+5

V

12

+5

V

10

KR

30

1

T6

58

10

KR

29

9

+5

V

U7

6

U7

6

+5

V

U7

63

4

74

07

U7

61

11

0

98

13

12

10

KR

28

0

T6

25

T6

29

U7

6

R3

42

15

0R

74

LS

14 U2

8

15

6

T6

22

T6

27

NO

P

T3

94

T6

24

R3

00

10

K

R3

45

15

0R

R3

47

15

0R

T6

34

R3

48

15

0R

1.B

1

1.B

1

9.B

4

9.B

4

9.B

4

A

AP

PR

OV

ED

:

UN

IT

:

RE

QD

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

DU

ND

EE

, S

CO

TL

AN

D

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

CL

AS

S

:

DR

AF

TS

MA

N :

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

DA

TE

:

1.C

1

T6

15

4

SU

PE

RS

ED

ES

:

SH

EE

T

O

FC

AD

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

D

CC

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

B

4

NA

ME

:

1.3

C

1.3

C

D

DF

TS

1.3

C

1

1.3

C

3

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

CO

RP

OR

AT

ION

. IT

IS

TO

BE

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

(B)

SE

E S

HE

ET

1

9.B

4

A

9.B

4

1.3

C

1.B

1

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

1.3

C

1.3

C

1.3

C

DE

VE

LO

PE

R :

SIZ

E

SA

FE

TY

CU

RR

EN

T L

IMIT

RE

SIS

TO

RS

08

DR

46

14

8

D

M

7

OC

T 9

4

9.B

4

2

1.B

1

1.B

1

CM

27

JA

N 9

5C

08

DR

47

20

9

NE

XT

AS

SE

MB

LY

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

1.3

C

1.3

C

RE

VD

R N

UM

BE

R

B

A

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL SU

PS

D B

Y

:

08

DR

46

89

3

D

M

2

3 N

OV

94

B

+2

4V

I/L

DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

12

3

12.6-225


DECEMBER 2002



SE

T_K

SE

T_

J

SE

TP

UP

RE

SP

UP

BP

UR

GE

_IN

-

SH

UT

R_F

WD

-

BN

UL

L_O

KN

UL

L_

OK

PU

RG

E_I

N-

LE

DO

N

NU

LL

_ST

RA

IN

5K1

1R

162

T27

1

LE

DO

N_

PIC

K

NU

LL

_EX

T

SH

UT

_FW

D-

T3

16

+5V

R74

100R

+5

V

T46

+5

V

T16

4

T1

89

11.3

C

+5

V

5K1

1

T3

15

100R

R13

6

100R

R13

9

T28

3

11.3

B

U6

4

S J

CK

K R

13

R1

12

T2

53

T27

3

74L

S11

2

845

NO

V 9

4

SP

AR

ES

DIS

PE

NS

ER

CO

NT

RO

L B

OA

RD

CU

RR

EN

CY

DIS

PE

NS

ER

5K

11

11

12

9

1410

7

5K1

1

100R

R10

5

D.

MIL

NE

445-

0616

789

23

22

D.

MIL

NE

D.

MIL

NE

5670

74L

S12

3

U4

0R

&

CX

RX

/CX

9

R2

11

R10

6

127

3210

DM

UX

30G

1

14

13

12 11 10 9

151

0

11 6

5

T2

02

0

U4

2

74L

S13

9

T28

1

R11

75

K11

5K11

R1

591

1.3

C

+5

V

R84

5K1

1T

323

T56

2

T26

9

T20

1

T30

6

T1

97

T27

2

T46

6

6 8

18

T46

4

T38

0

EN

U4

6

74L

S2

44

2 41

6

14

12

1

T4

17

LM

358

U31

N

+V

8

5K1

1R

157

+5

V

T2

32

R19

75

K11

+5V

+5

V

T5

04

-V4

5

6

7

T4

89

-12

V

T1

70

R13

310

0R

74L

S14

U6

7

1

+5V

11

10

T59

8

F

FU

9

406

614

+V

7-V

1211

10

T24

8

74F

11

U3

4

&

11

.3C

T26

8

T4

90

+5V

T1

78

1

U67

74L

S1

4

3 4 5

6

T23

3

R1

585

K11

TL

084

U41

N

+V

4

-V1

1

34

+5V

+12

V

T30

1

+5V

R1

731

00R

12

13

14

100

R

R1

60

R85

5K1

1

+5

V

T41

8

CL

AS

S

:

B

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

R1

7210

0R

D

A

DU

ND

EE

, S

CO

TL

AN

D

UN

IT

:

9.4

A

1.C

3

DR

NU

MB

ER

DA

TE

SU

PE

RS

ED

ES

:

9.C

4

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

CO

RP

OR

AT

ION

. IT

IS

TO

BE

6.A

2

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,R

EP

RO

DU

CE

D O

R U

SE

D E

XC

EP

T A

SA

UT

HO

RIZ

ED

IN

WR

ITIN

G B

Y N

CR

DF

TS

3

DA

TE

:

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

1.B

2

6.B

29

.D4

27

JA

N 9

5B

08

DR

46

89

3

D

M

2

3 N

OV

94

4

A

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

AP

PR

OV

ED

:

SU

PS

D B

Y

:

(B)

SE

E S

HE

ET

1

08

DR

46

14

8

D

M

7

OC

T 9

4

RE

V

A

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

SH

EE

T

O

FC

AD

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

9.D

4

2

D

RE

QD

SIZ

EN

EX

T A

SS

EM

BL

Y

9.4

B

NA

ME

:

C0

8D

R4

72

09

CM

12

34

1

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

BC

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

TIS

NC

R I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y

C

12.6-226DECEMBER 2002




R1

47

0R

NO

P

SE

QD

SE

QB

SE

QA

MO

TO

R_

RE

SE

T-

DIR

1

CL

OC

K

19

.1B

18

.4D

+5

V+

5V

10

0R

R9

4

SE

QC

EN

_C

LA

MP

EN

_P

RE

S

NO

P

T2

82

0R

R1

46

NO

P

D.

MIL

NE

44

5-0

61

67

89

23

23

D.

MIL

NE

D.

MIL

NE

56

70

NO

P

84

5

NO

V 9

4

AL

TE

RN

AT

IVE

MO

TO

R S

EQ

UE

NC

DIS

PE

NS

ER

CO

NT

RO

L B

OA

R

CU

RR

EN

CY

DIS

PE

NS

ER

5K

11

R9

3

NO

P

T2

75

R1

43

0R

NO

P

R8

9

5K

11+5

V

19

.1B

R1

94

22

K

NO

P

R9

0

T2

79

21

.4C

50

V

C2

1

3.3

nF

NO

P

21

.4D

T3

05

10

0R

NO

P

T2

77

NO

P

T2

78

R1

45

0R

NO

P

1 2

3

9.4

D

0R

R1

71

T2

76

9.4

C

T2

49

1 U1

6

74

LS

32

19

.1B

19

.1B

0R

R1

44

NO

P

T2

80

T2

47

10

KR

16

6

NO

P

T2

50

RE

SE

TT

30

4

T2

52

14

SE

NS

21

3S

YN

C1

T3

70

+5

V

L2

97

U4

4

5 8

20

CL

OC

K

INH

1

INH

2

NO

P

A4

B6

C7

CO

NT

RO

L1

1

CW

_C

CW

17

D9

EN

AB

LE

10

HA

LF

_F

UL

L1

9

HO

ME

3

OS

C1

6

SE

NS

1

34

SU

PS

D B

Y

:

SU

PE

RS

ED

ES

:

SH

EE

T

O

F

3

WIT

H T

HE

MA

NU

FA

CT

UR

E, M

AIN

TE

NA

NC

E

C0

8D

R4

72

09

CM

27

JA

N 9

5

08

DR

46

89

3

D

M

2

3 N

OV

94

B

DF

TS

C

DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

CD

RE

QD

SIZ

E

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

O

WH

ICH

IT

PE

RT

AIN

S (

C)

19

94

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

Y

DA

YT

ON

, O

HIO

, U

SA

CL

AS

S

:

4

VR

EF

15

18

ABD

AB

RE

VD

R N

UM

BE

R

08

DR

46

14

8

D

M

7

OC

T 9

4

(B)

SE

E S

HE

ET

1

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

OB

E T

RE

AT

ED

AS

ST

RIC

TL

Y C

ON

FID

EN

TIA

L

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

, R

EP

RO

D-

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

D

IN W

RIT

ING

BY

AT

&T

IN

CO

NN

EC

TIO

N

UN

IT

:

CA

D

12

NA

ME

:

A

NE

XT

AS

SE

MB

LY

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

S

AT

&T

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

SD

AT

E

:

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

AP

PR

OV

ED

:

AT

&T

AL

TE

RN

AT

IVE

SE

QU

EN

CE

R C

IRC

UIT

12

12.6-227


DECEMBER 2002


Dispenser Control Board (ASIC) Assembly Front View

12.6-228DECEMBER 2002



Dispenser Control Board (ASIC) Assembly Rear View

12.6-229


DECEMBER 2002


Dispenser Control Board (ASIC) Schematic Diagram (Sheet 1 of 20)

SW

0

TX

D

RD

IRE

S1

-

CO

NF

2

CO

NF

1

TS

EN

2

PR

E_

LV

DT

TS

EN

1

PU

R_

OV

ER

TS

EN

8

TS

EN

7

TS

EN

6

TS

EN

3

TS

EN

4

T5

LE

D+

PB

_R

XD

PB

_T

XD

CL

AM

P_

A+

CL

AM

P_

C+

PR

ES

_C

++

12

V

GN

D+

5V

TS

EN

5_

E

PR

ES

_B

+P

RE

S_

D+

CL

AM

P_

B+

CL

AM

P_

D+

PR

ES

_A

+

MO

TO

R_

ON

bS

IG_

RE

F

RE

SE

T_

PD

AT

A_

PR

ES

ET

_N

DA

TA

_N

+2

4V

-12

V

SW

(7:0

)

SW

7S

W6

SW

5S

W4

SW

3

SW

2S

W1

PU

RO

F_

LE

D+

T1

LE

D+

PL

VD

T_

LE

D+

CA

S_

ID3

b

CA

S_

ID4

b

CA

S_

TE

MP

bC

AS

_L

OW

b

GU

LP

b

PIC

K_

RX

D

S0

DIS

AB

LE

-

PIC

K

PS

EN

2

PS

EN

4

PS

EN

3

CO

IL_

EN

b

TS

EN

5_

E+

CA

S_

ID2

bC

AS

_ID

1b

TS

EN

2+

PR

E_

LV

DT

+

TS

EN

1+

PU

R_

OV

ER

+

TS

EN

8+

TS

EN

7+

TS

EN

6+

TS

EN

3+

TS

EN

4+

CA

S_

ID(4

:1)

T2

LE

D+

T2

LE

D

T6

LE

D

T8

LE

D

PU

RO

F_

LE

D

T1

LE

D

PL

VD

T_

LE

D

T7

LE

D

T5

LE

D

T4

LE

D

T3

LE

D

LE

D1

LE

D3

LE

D4

LE

D2

T4

LE

D+

T3

LE

D+

T6

LE

D+

T7

LE

D+

T8

LE

D+

OP

EN

_L

ED

LO

CK

_L

ED

LO

CK

_L

ED

+

SH

UT

_O

PE

N

SH

UT

_L

OC

K

RD

IRE

S2

-

PIC

K_

RX

D

SH

UT

_S

OL

b

RD

IRE

S3

-

SH

UT

_O

Nb

OP

EN

_L

ED

+

PU

RG

E_

INb

LE

D(4

:1)

PIC

K_

TX

D

PS

EN

1

S1

XT

LE

D

SH

UT

_F

WD

b

SH

UT

_O

PE

N

SH

UT

_L

OC

K

CO

IL_

EN

b

5K

11

10

.4C

1.2

D

18

.4C

8.1

C

4.1

C

T4

93

5.4

B

+1

2V

+2

4V

18

.4B

18

.4C

R9

4

10

0n

F5

0V

C3

2

+5

V

10

.4B

18

.4D

4.1

B2

0.4

B

15

.1D

+5

V

18

.4C

1 2

C8

6

50

V1

0n

F

BA

T5

4D

27

20

.4D

3

2.1

C

T5

01

J1

1

T4

83

1.2

D

T5

02

+5

V 2

3.1

A 5

.4C

+5

V

18

.4C

BA

T5

4D

29

17

.4B

+5

V

T4

99

T4

03

T1

57

T4

82

17

.4C

4.4

B

4.1

A+

5V

10

.4C

T4

85

T2

17

10

11

12

2 3 4 5 6

7 8 9

T5

05

T1

4

+5

V

50

V

C3

5

J1

3

1

10

nF

17

.4B

2.4

D

5.1

B

20

.4B

J1

0

1

102

34

56

78

9

T5

03

T4

84

20

.4D

R1

32

0R

+5

V

10

.2B

10

.2D

20

.1A

T4

65

2.1

C

10

.4C

17

.4B

T4

95

15

.1C

20

.4D

1

.3A

10

.2D

J5

1

10

T4

78

18

19

2 20

21

22

23

24

25

T1

9

32

33

34

35

36

37

38

39

4

11

12

13

14

15

16

17

89

11

.4B

20

.4B

14

.1D

20

.1A

20

.4D

26

27

28

293

30

31

2

1.4

A 4

.1C

10

.2D

14

.1D

1.2

B

10

.4C

40

56

7

T4

5

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

EX

TE

RN

AL

CO

NN

EC

TO

R

16

/11

/95 88

3

56

XX

DM

D.M

ILN

E

44

50

61

87

29

-

12

04

45

-06

20

85

8D

. M

ILN

E

15

.1C

14

.1B

5.4

D

10

.4B

R1

20

5K

11

1

10

11

12

T4

07

14

.1B

20

.4B

34

56

78

9

20

.4B

10

.4B

20

.4D

J1

4T3

73

+2

4V

13

14

15

16

17

18

19

2 20

T5

06

18

.4C

18

.4B

10

.4B

+1

2V

1

T4

88

T4

96

10

.2B

20

.4D

T4

58

20

.1B

1.1

C

4

10

.4C

4.4

B

14

.1C

J1

1

10

11

12

18

19

13

14

15

16

2 3 4 5 6 7 8

9

18

.4B

10

.4B

20

.4B

J3

1

10

11

12

13

14

15

16

17

+2

4V

17

.4C

2 20

21

22

23

24

34

56

78

9

-12

V

15

.1B

20

.1B

1.2

C

2.1

D

14

.1D

T4

98

17

.4B

T4

26

T4

94

T4

90

T3

80

T5

3

10

.2A

+2

4V

17

.4C

10

.2C

T5

00

4

T1

61

T9

7

10

.2A

4.1

B

17

.4C

0 1 2 3 4 5 6 7

15

.1B

4.1

C1

.1B

10

.2C

T2

0

R2

16

10

0R

18

.4B

1

2.1

D

10

.2B

T4

97

10

.2C

14

.1D

H1

21

10

11

12

13

14

15

16

17

18

19

2 20

T4

37

24

34

56

78

9

15

.1D

J6

1

T2

41

0.2

C

T4

59

21

22

23

T4

79

T1

52

2

3

+2

4V

10

.4C

20

.4C

20

.1D

1

0.1

D

3

14

.1A

1

102

T4

91

+5

V

J1

2

1

T1

89

45

6

78

J2

IN W

RIT

ING

BY

AT

&T

IN

CO

NN

EC

TIO

N

SU

PS

D B

Y

:

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

SD

C C

OM

MS

+2

4V

I/L

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

3

+5

V

34

56

78

9

18

.4B

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

O

WH

ICH

IT

PE

RT

AIN

S (

C)

19

94

PO

WE

R I

N

D

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

, R

EP

RO

D-

DA

YT

ON

, O

HIO

, U

SA

NE

XT

AS

SE

MB

LY

DF

TS

1

SIZ

E

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

A

2

08

DR

48

54

4

TR

AN

SP

OR

T L

ED

S

ZE

RO

OH

M L

INK

CL

OS

E T

O

NO

V 9

5

4

2

DA

TE

:

INT

EL

LIG

EN

T P

UR

GE

BIN

B

CA

D

PO

WE

R C

ON

NE

CT

OR

AD

AT

E

TR

AN

SP

OR

T S

EN

SO

RS

C

B

1

AT

&T

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

S

C

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

D

CL

AS

S

:

DR

AF

TS

MA

N :

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

O

RE

QD

DR

NU

MB

ER

+2

4V

I/L

SE

CU

RIT

Y S

HU

TT

ER

RD

I IN

TE

RF

AC

E

SE

CU

RIT

Y S

HU

TT

ER

SO

LE

NO

ID

DM

AT

&T

GLO

BA

L IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

Y

AT

&T

SH

EE

T

O

F

DE

VE

LO

PE

R :

AR

EV

UN

IT

:

4GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

T

MO

TO

RS

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

S

D

SU

PE

RS

ED

ES

:

AP

PR

OV

ED

:

3

NA

ME

:

PIC

K I

NT

ER

FA

CE

12.6-230DECEMBER 2002



Dispenser Control Board (ASIC), Schematic Diagram (Sheet 2 of 20)

BD

3

BA

13

BA

10

BA

5

BD

1

BD

6

BD

2

BD

7

RE

SE

T_

N

BA

12

BA

9

BA

6

DA

TA

_P

BD

0

BD

5

BA

10

BA

0B

A1

BA

2

BA

3B

A4

BA

5

BA

6B

A7

BD

(7:0

)

BA

4

BA

14

BA

11

BA

13

PS

EN

-

CS

_R

AM

_L

Ob

CS

_R

AM

_L

Ob

VB

AT

VB

AT

BA

1B

A0

TX

_E

N

SD

C_

WR

-

SD

C_

WR

-

SD

C_

RD

-

SD

C_

RD

-

RE

SE

T_

P

BA

11

BA

8

BA

7

BA

2

SD

C_

TX

D

DA

TA

_N

BD

4

RE

SE

T_

IN-

BA

9

SD

C_

RX

D

BA

8

BA

3

BA

12

T3

90

BA

(15

:0)

LE

D(4

:1)

11

12

T3

77

BA

14

T3

15

3

A

U3

5

27

C5

12

10

09 21

23

T2

78

7 6 5 4 3 25

15

0n

S

64

KX

8

CE

OE

|Vp

p

EP

RO

M

AF

65

53

6

0

16

17

18

19

20

222 2

6

27 1

15

8

D3

1

GR

EE

N

AK

24

11

12

13

15

11

22

33

50

V

C1

04

10

0n

F

1

6 7

5.1

B

R1

13

68

0R

J1

5

5K

11

R1

19

5

14

U2

5

&&

32

76

7

0

A,C

A

C

32

KX

8

AF

A

0 14

SR

AM

12

0n

S

10 9 21

23

26 18 7 6 5 4 3 25

24

12

13

15

16

17

18

19

28

Vc

c

202

22

27

4

GR

EE

N

D3

2A

11

2

K

1.3

D

0

R1

12

68

0R

75

17

6

U3

1

EN

1E

N2

1 1

2

6 74

3

1

3 8

R1

14

68

0R

AK

11R

11

5

68

0R

T3

08

T2

98

+5

V

3.1

A

5.1

B

D3

4

GR

EE

N

10

0n

F

5.1

D

10

1.2

D

1 2 3 4T

27

7

4

50

V

C8

5

2 3 4 5 6 7

8

20

.4B

1.2

D

5.1

B

1

7

R6

61

00

R

13

0 1

3.1

C

5

2 9

5.4

C

3.1

C

12

10

1.3

D

6

2

K

3.1

C

5.1

B1

.4B

+5

V

9 13

0

DM

D.M

ILN

E

44

50

61

87

29

-

22

04

45

-06

20

85

8D

. M

ILN

E

14

5.1

B

D3

3

GR

EE

N

A

EN

1E

N2

1 1

2

6 74

3

1

2

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

SD

C M

ICR

OC

ON

TR

OL

LE

16

/11

/95 88

3

56

XX

SU

PS

D B

Y

:

D

MN

OV

95

4

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

RE

V

UN

IT

:

HC

T S

UP

PL

IED

WIT

H V

BA

T @

3.6

V

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

3

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

SE

E T

AB

LE

AB

OV

E

2

NE

XT

AS

SE

MB

LY

DU

ND

EE

, S

CO

TL

AN

D

2

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

C

DF

TS

B

DR

NU

MB

ER

SH

EE

T

O

F

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

NA

ME

:

CO

RP

OR

AT

ION

. IT

IS

TO

BE

75

17

6

U3

2

NO

RM

DR

AF

TS

MA

N :

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

RE

QD

D

1

CA

D

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

CL

AS

S

:

DA

TE

:

DE

VE

LO

PE

R :

AP

PR

OV

ED

:

4

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

A

SIZ

E

3

DA

TE

1

A0

8D

R4

85

44

A

TE

ST

SU

PE

RS

ED

ES

:

D C

B

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

FO

R L

INK

LO

CA

TIO

N

12.6-231


DECEMBER 2002



BA

9

BA

14

BA

13

BA

12

BA

4

BA

3

BA

2

BA

1

BA

0

BD

1

BD

2

BA

(15

:0)

BA

5

BA

8

BA

7

BA

6

BA

11

BA

10

BD

0

A2

SW

3

SW

4

SW

5

SW

6

SW

7

CS

_R

AM

_H

Ib

CS

_R

AM

_H

Ib

VO

LT

AG

E_

DE

TE

CT

VB

AT

SW

(7:0

)

SD

C_

RD

-

SD

C_

RD

-

BD

3

BD

4

BD

5B

D6

BD

7

BD

(7:0

)

SD

C_

WR

-

SD

C_

WR

-

T2

19

SW

1

SW

0

SW

2

BA

T5

4

D5

8

41

3

U1

61

16

K

T1

85

+5

V

2.1

A

U1

6

R1

33

5K

11

1K

13

R7

4

26

1 8

+5

V

12

0n

S

U1

9

&&

32

76

7

0

A,C

5K

11

R1

38

12

A

C

32

KX

8

AF

A

0 14

SR

AM

10 9 21

23 2 18 7 6 5 4 3 25

24

11

A2

13

15

16

17

18

19

28

Vc

c

20

22

27

T3

40

5M

6

R7

6

BA

T5

4

D4

7

14

4

K

0 3

3

T3

03

T3

47

T4

30

T2

92

5

T3

84

T4

29

T3

39

T3

02

T2

66

T1

38

T3

75

T4

04

T3

41

2.1

A

T4

32

T2

68

T2

10

T4

12

T3

85

T1

55

T4

05

T4

00

T1

98

T4

54

T4

62

T3

76

T4

09

T2

18

T4

48

T2

87

5K

11

R1

34

T1

84

T2

51

71

0

T2

20

T1

95

2K

37

R7

5

U1

6

R1

35

5K

11

T3

19

U1

66

11

3.6

VB

1

R1

37

5K

11

5K

11

R1

36

11

U1

65

12

5.1

D2

.4C

44

5-0

62

08

58

20

3

- 44

50

61

87

29

D.M

ILN

ED

M

56

XX

88

3

16

/11

/95

SD

C M

ICR

OC

ON

TR

OL

LE

DIS

PE

NS

ER

CO

NT

RO

L B

CU

RR

EN

CY

DIS

PE

NS

ER

2

BA

T5

4

D3

8

1

A2

K

10

6 7

U1

6

D.

MIL

NE

U1

6

31

4

5.1

C

9

5.4

D

0

2.4

C 5.4

D 8.4

D 20

.4B

2 3 4 5 6 7

4 5 6 7

13

10

0n

FC

75

21

5

1.3

B

T3

86

5K

11

12

R1

17

5K

11

0

+5

V

U1

6

50

V

89

21

+5

V

5.4

DR

11

6

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY D

RA

FT

SM

AN

:D

EV

EL

OP

ER

:

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

DR

NU

MB

ER

4

SIZ

E

CL

AS

S

:

CA

D

DF

TS

3

A

NE

XT

AS

SE

MB

LY

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

C

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

B

SU

PS

D B

Y

:

2

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

C

AP

PR

OV

ED

:

DU

ND

EE

, S

CO

TL

AN

D

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

1

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

RE

QD

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

DA

TE

:

SH

EE

T

O

F

A0

8D

R4

85

44

DM

NO

V 9

5

3

UN

IT

:

SU

PE

RS

ED

ES

:

D B

DA

TE

A

2

RE

V

CO

RP

OR

AT

ION

. IT

IS

TO

BE

NA

ME

:

D

1

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

4

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

12.6-232DECEMBER 2002




PIC

K_

TX

D

PIC

K_

RX

D

T2

36

RE

S_

CO

N

RE

SE

T_

CO

N

RD

IRE

S3

-R

ES

_D

AN

CE

1.4

A

+5

V

PB

_S

EL

b

TX

D

PB

_R

XD

RX

D

PB

_T

XD

RD

IRE

S2

-

R4

51

0K

1

U1

5

74

LS

14

34

20

44

5-0

62

08

58

D.

MIL

NE

1.4

B

R4

3

T1

15

20

.4C

T1

00

+5

V

T2

43

5.1

A

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

SD

C M

ICR

OC

ON

TR

OL

LE

16

/11

/95 88

3

56

XX

DM

D.M

ILN

E

44

50

61

87

29

-

10

K

+5

V

8.1

C

8.1

C

R4

41

0K

+5

V

1.2

B

1

U1

5

74

LS

14

98

1.3

A

R2

5

R6

41

0K

+5

V

20

.4C

+5

V

74

LS

14

U1

5

10

K

U9

74

LS

13

2

15

6

& U9

74

LS

13

2

910

8

74

F1

1

U8

&

74

LS

32

U2

41

10 9

8

+5

V

1.4

B

&

12

13 12

3

T5

5

74

LS

13

2

45

3 4 5

6

1.2

A

& U9

74

LS

13

2

R9

4K

7

11

T1

25

& U9

1 U2

4

74

LS

32

4 5

6

6

1.1

B

10

KR

63

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

C B

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

RE

V

NE

XT

AS

SE

MB

LY

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

DF

TS

3

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

4

D

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

A

12

4

AP

PR

OV

ED

:

C B

3

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.DA

TE

:

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

SIZ

E

SH

EE

T

O

F

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

A

21

UN

IT

:

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

DU

ND

EE

, S

CO

TL

AN

D

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

CA

D

D

DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

SU

PS

D B

Y

:S

UP

ER

SE

DE

S:

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

CO

RP

OR

AT

ION

. IT

IS

TO

BE

NA

ME

:

CL

AS

S

:

A0

8D

R4

85

44

DM

NO

V 9

5

4 DR

NU

MB

ER

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

RE

QD

12.6-233


DECEMBER 2002



(NC9)

(NC11)

(NC8)

(NC6)

(SW

ITC

H4

)(NC

20

)

(PIA

6)

(PIA1)

(PIA0)

(HS_CON)

(LV_DT_SEN)

(NC13)

(NC12)

(SDC_LED4)

(SD

CA

3)

(NC7)

(SD

C_

LE

D1

)

(NC5)

(SDC_LED2)

(CON_RSDCb)

(MAINTD)

(RESET_CON)

(SD

CD

2)

(SD

CD

4)

(RX

D)

(TX

EN

)

(NC

2)

(NC3)

(SD

C_

CO

MR

b)

(SD

CD

1)

(SD

CD

6)

(NC

)

(TX

D)

(SD

CD

7)

(SD

CD

0)

(NC38)

(SD

CA

7)

(XTAL_IN)

(SD

C_

RE

SE

Tb

)

(SD

CD

3)

(SD

CA

2)

(SD

CA

10

)

(IN

T_

EX

Tb

_P

IA)

(SDC_LED3)

(SD

C_

WR

b)

(SD

CA

12

)

(SD

CA

14

)

(SD

CA

15

)

(NC10)

(SW

ITC

H1

)

(SW

ITC

H6

)

(SW

ITC

H7

)(NC

17

)

(NC

18

)

(NC

15

)

(NC

14

)

(SD

CA

13

)

(NC31)

(SW

ITC

H3

)

(NC37)

(VBAT)

(VOLT_DET)

(CS_RAMLOb)

(NC36)(NC35)

(NC34)

(NC33)

(NC32)

(NC

21

)

(NC30)

(SD

CA

0)

(SD

C_

RD

b)

(SD

CA

11

)

(SD

CA

4)

(SD

CA

9)

(SD

CA

5)

(SD

CA

8)

(SD

CA

6)

(SD

CD

5)

(PIA

5)

(DIS

CO

MO

DE

)

(NC

29

)

(NC

28

)

(NC

27

)

(NC

26

)

(NC

25

)

(NC

24

)

(NC

23

)

(NC

22

)

(PIA

7)

(SD

CA

1)

(PIA

4)

(NC

16

)

(DIS

AB

LE

b)

(HS

_S

DC

)

(SW

ITC

H2

)

(SW

ITC

H5

) (PIA

2)

(PIA

3)

(SW

ITC

H0

)

(XTAL_OUT)

(NC4)

(EXT_ROMb)

(PSENb)

(T2)

(DISCOb_SPAM)

(T0)

(T1)

(POR_DISABLEb)

(RDI_RESET)

(CON_COMR)

(CS_RAMHIb)

(NC

19

)

LE

D(4

:1)

TX

_E

N

SD

C_

TX

D

RE

SE

T_

IN-

BA

(15

:0)

SW

(7:0

)

CO

M(7

:0)

BD

(7:0

)

T3

68

CS

_R

AM

_H

Ib

CS

_R

AM

_L

Ob

RD

IRE

S1

-

CO

N_

CO

MR

-

SD

C_

XT

AL

2S

DC

_X

TA

L1

VO

LT

AG

E_

DE

TE

CT

VB

AT

DIS

AB

LE

-H

S_

SD

C

SD

C_

RX

D

SD

C_

CO

MR

-

SD

C_

WR

-

SD

C_

RD

-

PS

EN

-

RE

SE

T_

CO

N

T300

4

HS

_C

ON

HS

_C

ON

T369

T3

11

T352

T2

38

6

T2

48

R8

1

T193

5K

11

T2

71

1.4

B2

.4D

1

8.1

B4

11

T374

8.1

D

T234

T2

59

T3

32

10

20

.1A

14

T2

29

1

T3

13

20

.4B

2

T2

74

T2

65

20

.4B

+5V

1

33

pF

C6

1

50

V

T1

99

GN

D7

72

GN

D8

2.1

C

2.4

D

T2

13

3

41XEXT_ROMb

127

XIRQ10

+5

V

U2

2

GN

D1

5

GND10117

GND11124

22

GN

D2

GN

D3

32

GND448

GND5 53

GND6 62

25

XP

0N

72

3

XP

1N

0

78

GN

D9

94

VC

C1

27

VCC2 58

VC

C3

67

VC

C4

87

VCC5111

XA

LE

93

XBIORb59

XBIOWb 61

XCS_NVRAMb112

XCS_RAMHIb116

20

XC

S_

RA

ML

Ob

XDISCO-_SPAM120

XEA_b

2X

P2

N7

1

XP

3N

0

51XIRQ11

50XIRQ15 49

XIRQ356

XIRQ4 55XIRQ5

54

XIRQ752

XIRQ9 57

XP

0N

02

4

XP

0N

12

6

XP

0N

22

9

XP

0N

33

1X

P0

N4

30

XP

0N

52

8

XP

0N

6

45

XPSEN_b128

XRA14

19

XP1N146

XP1N243

XP1N360

XP1N4 39

XP

1N

53

5X

P1

N6

34

XP

1N

73

6

XP

2N

09

XP

2N

11

1

XP

2N

21

7

XP

2N

31

3

XP

2N

43

XP

2N

57

XP

2N

6

110

XS

A2

90

XS

A3

37

XP

3N

13

8

XP3N244

XP

3N

37

3

XP3N4118

XP3N540

XP

3N

64

XP

3N

71

5

XP

C_

LE

D_

WR

1b

77

XP

C_

LE

D_

WR

2b

76

XP

C_

SW

ITC

H_

RD

1b

75

XP

C_

SW

ITC

H_

RD

2b

74

XPOR_DISABLEb119

XPOWER_GOOD42

XPROC_25b_33

71

XS

DC

A0

21

XS

DC

A1

104

XRESET_DRVb115

XRST47

XS

A0

88

XS

A1

89

XS

A1

09

1

XS

A1

19

6

XSA12103

XS

A1

31

02

XSA14105XSA15106XSA16

107XSA17

108XSA18109XSA19

84

XS

YS

_IO

_D

AT

A786

125

92

XS

A4

95

XS

A5

97

XS

A6

99

XS

A7

10

1

XS

A8

10

0

XS

A9

98

XSD063

XSD164

XS

D2

65

XS

D3

66

XS

D4

68

XS

D5

69

XS

D6

70

XS

D7

+5

V

18

XS

DC

A2

16

XS

DC

A3

14

XS

DC

A4

12

XS

DC

A5

10

XS

DC

A6

8

XS

DC

A7

6

XS

DC

_R

ES

ET

_IN

b3

3

XS

YS

_IO

_D

AT

A085

XS

YS

_IO

_D

AT

A183

XS

YS

_IO

_D

AT

A281

XS

YS

_IO

_D

AT

A379

XS

YS

_IO

_D

AT

A480

XS

YS

_IO

_D

AT

A582

XS

YS

_IO

_D

AT

A6

T3

44

XTAL1

126XTAL2

XTEST_SELECT1 122XTEST_SELECT2

123

XTEXT_SELECT0121

XVBATT114

XVOLTAGE_DETECT113

T291

44

5-0

62

08

58

D.

MIL

NE

+5

V

T186

T1

94

+5

V

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

DIS

CO

CO

NT

RO

LL

ER

16

/11

/95 88

3

56

XX

DM

D.M

ILN

E

44

50

61

87

29

-

52

0

4

9

T3

12

3

5

T4

15

6

13

5

T2

33

2

2.1

A

T2

89

T3

20

T1

81

T2

32

T3

46

T350

T1

82

3

20

.4B

33

pF

T351

T3

37

T2

55

4.1

B

8

3.4

B

+5

V

1

C6

2

50

V

2.4

C

T285

T183

T301

3.1

A251607

3.1

D

T354

T2

73

3

+5

V

34

T176

T127

2.1

A

2.4

D

1.1

B

0

T307

T177

7

T179

5

2.1

A

5K

11

R7

9

T2

52

15

T225

2

2

5K11R78

T224

R8

05

K1

1

T2

94

T4

86

T353

T196

T349

12

7

R82100R

T2

60

+5

V

T2

61

4

T2

47

1.4

B

6

2.1

C

T2

58

0

T1

78

T3

38

+5

V

T1

80

12

MH

ZY

3

0

10

0R

R8

3

5K

11

R9

6

2.4

C

T2

23

1.3

B

T3

06

T290

7

+5

V

R7

75

K1

1

+5V

B

C

CL

AS

S

:

3

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RDE

VE

LO

PE

R :

SU

PS

D B

Y

:

A

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

1

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

B

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

24

DF

TS

SH

EE

T

O

F

A

DA

TE

:

1

T197

SIZ

E

DU

ND

EE

, S

CO

TL

AN

DU

NIT

:

RE

QD

D

4

A0

8D

R4

85

44

DM

NO

V 9

5

3

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

SU

PE

RS

ED

ES

:

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

CO

RP

OR

AT

ION

. IT

IS

TO

BE

2

CA

D

C

DR

AF

TS

MA

N :

NA

ME

:

AP

PR

OV

ED

:

D

DA

TE

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

DR

NU

MB

ER

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

NE

XT

AS

SE

MB

LY

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

RE

V

12.6-234DECEMBER 2002




LV

DT

1_

INO

SC

1-

OS

C1

-7.5

V

+7

.5V

2.4

5V

T3

9

+7

.5V

LV

DT

2_

IN

-7.5

V

OS

C2

DT

2T

ST

OS

C2

-

DT

1T

ST

2+

IN

-12

V

T1

74

-12

V

LV

DT

_1

LV

DT

_2

11

6.1

B

T4

43

6.1

A

U7

VR

EF

/2 NE

55

21

T7

2

16

+V

3-I

N

7-V

1A

OU

T 15

CT

5D

EM

OD

13

FB

4L

VD

TIN

12

OS

C

9R

T

6S

YN

C

14

VR

EF

10

+1

2V

R2

3

10

0K

C5

50

V3

.3n

F

T4

22

6.1

D

T4

20

C6

50

V0

.47

uF

T3

78

T1

59

+1

2V

50

V

C2

43

.3n

F

T4

64

R1

23

10

K

T4

45

T4

25

T3

25

T2

83

T6

1

T6

0

T4

33

T4

61

T3

91

T8

9

T4

6

T1

58

T3

83

T3

0

T4

52

T4

53

7.1

D

R3

61

K

T1

07

2

1J

9

T8

2

R2

04

1K

10

0K

LM

32

4

U6

N

+V

4

-V1

1

3

J7

11

22

33

44

55

-12

V

R3

4

C2

6

50

V1

uF

R1

80

17

K8

6.1

C

R1

79

10

0K

11

22

33

44

55

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

LV

DT

CO

NT

RO

L

16

/11

/95

88

3

56

XX

DM

D.M

ILN

E

44

50

61

87

29

-

62

04

45

-06

20

85

8D

. M

ILN

E

LM

32

4

U3

0N

R2

03

5K

11

+V

4

-V1

1

3

2

1

7.1

D

R3

3

10

0K

R1

61

10

0K

T3

7

C7

50

V1

uF

T7

6

+1

2V

LM

32

4

U3

0N

+V

4

-V1

1

12

13

14

13

.1C

LM

32

4

U6

N

13

.1D

R1

63

+V

4

-V1

1

5

6

7

-12

V

R3

51

0K

10

0K

T2

2

T3

2

17

K8

R1

59

NE

55

21

2+

IN

16

+V

3-I

N

7

T4

11

OS

C

9R

T

6S

YN

C

14

VR

EF

10

11

C2

5

50

V0

.47

uF

+1

2V

13

.1B

U3

3

VR

EF

/2

R3

7

5K

11

-V

1A

OU

T 15

CT

5D

EM

OD

13

FB

4L

VD

TIN

12

1

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RDR

AF

TS

MA

N :

C

2

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

D

AT

E

D

RE

QD

BB

4

SH

EE

T

O

F

RE

V

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

TC

LA

SS

:

DE

VE

LO

PE

R :

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

4

CA

D

A0

8D

R4

85

44

D

NO

V 9

5

3

SIZ

E

AP

PR

OV

ED

:

DF

TS

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

DU

ND

EE

, S

CO

TL

AN

DA

ND

IS

TH

E P

RO

PE

RT

Y O

F N

CR

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

D

M

SU

PE

RS

ED

ES

:

A

DA

TE

:

C A

SU

PS

D B

Y

:

NE

XT

AS

SE

MB

LY

DR

NU

MB

ER

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

NA

ME

:

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,R

EP

RO

DU

CE

D O

R U

SE

D E

XC

EP

T A

S

32

UN

IT

:C

OR

PO

RA

TIO

N.

IT I

S T

O B

E

1

12.6-235


DECEMBER 2002



2.4

5V

+7

.5V

-7.5

V

INT

ER

LO

CK

17

K8

R1

49 12

ST

RA

IN_

RE

F

ST

RA

IN_

2

DT

1T

ST

DT

2T

ST

C5

3

50

V

21

U2

4&

74

LS

32

1

ST

RA

IN_

RE

FN

UL

L_

ST

RA

INS

TR

AIN

_1

NU

L_

OK

SE

L_

ST

RA

IN-

3

+5

V

+1

2V

10

0R

R3

1

10

0n

F

-V

+5

V

10

uF

16

V

C1

41 2

2

14

K

T2

80

Te

stp

oin

t_P

ad

LM

33

9

U2

3N

/#

+V

3 12

5

4

2

T1

12

R7

2

12

NO

P

R5

61

0K

20

.4C

13

.1B

RE

F2

.45

VU1

31 2

10

0n

FC

50

50

V

10

0n

F

10

KR

58

NO

P

20

.4B

T9

1

20

V

C1

12

.2u

F

+C

OM

P

14

+V

IN1

+V

OU

T

5-C

OM

P

7-V

IN8

-VO

UT

4B

AL

10

RA

DJ1

1R

CA

L

+1

2V

50

V

C1

10

12

1n

F5

0V

C6

72

1

6K

81

U2

0

RC

41

94

3

21

T2

04

Te

stp

oin

t_P

ad

13

.1A

13

.1C

10

K

R1

26

21

J1

6

R1

47

12

23

3

T3

63

Te

stp

oin

t_P

ad

U1

4

74

07

12

20

.1B

1K

R5

9

1

1

T4

13

2

6.4

D

U2

3

/#N

LM

33

9

3+

V

12

-V

7

61

T3

26

T2

09

Te

stp

oin

t_P

ad

T3

17

Te

stp

oin

t_P

ad

T4

7

Te

stp

oin

t_P

ad

T2

07

Te

stp

oin

t_P

ad

+5

V

Te

stp

oin

t_P

ad

T1

21

+1

2V

T1

63

Te

stp

oin

t_P

ad

T2

45

7.1

B

T2

05

T1

04

Te

stp

oin

t_P

ad

Te

stp

oin

t_P

ad

7.4

B

+5

V

Te

stp

oin

t_P

ad

T2

15

Te

stp

oin

t_P

ad

T2

06

Te

stp

oin

t_P

ad

Te

stp

oin

t_P

ad

10

0n

FC

54

50

V

1 2

39

2K

10

0n

F5

0V

C1

11

12

T2

70

2

LM

32

4

U1

1

N

+V

4

-V1

1

3

21

12

R9

72

1

10

0n

FC

60

50

V

1

-12

V

+1

2V

39

2K

R1

46

21

68

0R

R1

30

2

1K

R6

0

12

+1

2V

5K

11

R1

24 12

6.1

B

10

uF

16

V

C1

31

R8

9

14

K

6K

81

R2

4

12

1

18

2K

R9

01

18

K

5K

11

R1

42 21

4K

75

R7

3

R1

43 2

12

BA

T5

4D

28

50

V

C1

00

12

10

0n

F5

0V

C5

81 2

J8

1

102

34

56

78

9

10

0n

F

6.1

C

T8

8

Te

stp

oin

t_P

ad

D.

MIL

NE

44

5-0

62

08

58

20

7

- 44

50

61

87

29

D.M

ILN

ED

M

Te

stp

oin

t_P

ad

56

XX

88

3

16

/11

/95

LV

DT

CO

NT

RO

LD

ISP

EN

SE

R C

ON

TR

OL

C

UR

RE

NC

Y D

ISP

EN

SE

R

1n

F5

0V

C7

01 2

GR

EE

N

BA

T5

4D

30

T9

4

Te

stp

oin

t_P

ad

+5

V

10

KR

14

8 21

6.1

A

1K

R9

5

12

D3

5

6.4

C

T1

51

08

DR

48

54

4D

MN

OV

95

C

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

A

4

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

SIZ

E

CL

AS

S

:

DU

ND

EE

, S

CO

TL

AN

D

SU

PS

D B

Y

:

B

2

DA

TE

:

AB

UN

IT

:T

RE

AT

ED

AS

ST

RIC

TL

Y C

ON

FID

EN

TIA

L

DA

TE

DR

NU

MB

ER

GA

IN S

EL

EC

TIO

N O

PT

ION

S

3

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

D

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

C

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

NE

XT

AS

SE

MB

LY

4

RE

V

SU

PE

RS

ED

ES

:

3

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

DE

VE

LO

PE

R :

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RIN

CO

NN

EC

TIO

N W

ITH

TH

E M

AN

U-

AP

PR

OV

ED

:

+2

4V

I/L

1

SH

EE

T

O

F

RE

QD

CA

D

1

NA

ME

:

DR

AF

TS

MA

N :

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

2

D

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

CO

RP

OR

AT

ION

. IT

IS

TO

BE

DF

TS

A

12.6-236DECEMBER 2002




CA

8

CA

6

CA

12

PR

TD

INT

-

CA

14

CA

13

MA

INT

D

CO

N_

LE

D1

CA

9

TX

D

SD

C_

CO

MR

-

CA

14

SD

A

CO

N_

LE

D3

CA

10

CA

15

CO

N_

LE

D2

CA

8

RX

D

CA

13

CO

N_

LE

D4

CA

11

CA

11

CA

1

CA

3

CA

9

CA

5

CA

7

CA

12

CA

10

CA

2

CA

4

CD

2

CD

1C

D0

CA

6

CA

13

CA

8

CA

4

CA

15

VB

AT

EX

EC

_S

DC

_W

Rb

CD

7

CD

6

CD

5

CA

(15

:8)

CA

(15

:8)

EX

EC

_A

LE

P1

.(3

:0)

CA

0

CO

N_

CO

MR

-

CO

N_

CO

MR

-

EX

EC

_S

DC

_R

Db

CD

(7:0

)

CA

(7:0

)

CO

N_

RS

DC

RE

S_

CO

N

NV

RA

M_

CS

b

SC

L

T3

29

CA

(15

:0)

ST

RA

IN_

SE

L-

12

10

CA

11

CA

2

CA

10

CA

12

CA

0

CA

7

CA

5

CA

14

CA

9

CA

3

CA

1

CD

4

CD

3

5.1

A

9

0

1

11

20

.1D

4.4

B

20

.1D

T2

64

T2

35

3

T5

4

T3

42

T1

37

T4

0

T1

88

0 1 2

T3

65

5 6 7

+5

V

11

.4C

15

:8

13

1

5.1

B

T1

66

11

13

50

V

3 4

3.4

D 2.4

C

C7

8

33

pF

12

R1

5

68

0R

T1

92

2

T1

70

12

11

AF

A

0 14

U2

6

SR

AM

12

0n

S

5.4

D 20

.4B

T2

21

26 18 7

3210

$S

IM_D

IR/s

ram

_exec

&&

32

76

7

0

A,C

A

C

32

KX

8

12

13

15

10 9 21

23 2

R1

4

68

0R

6 5 4 3 25

24

11

76

16

17

18

19

28

Vc

c

20

22

27

T1

44

12

14

9

0 1 2 3 4 5 6

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

LE

XE

CU

TIO

N M

ICR

OC

ON

T

16

/11

/95

88

3

56

XX

DM

D.M

ILN

E

44

50

61

87

29

-

82

04

45

-06

20

85

8D

. M

ILN

E

13

20

.1C

10

12T

24

1

4

59

74

LS

24

0

U2

8

EN

11

13

7

17

9 7 5 3

19

R1

6

68

0R

12

30

7

15

2

T2

31

00

90

00

72

94

Y1

12

MH

Z

13

.4D

1 21

T6

2

T2

12

0 1 2 3

50

V

C8

41

00

nF

10

KR

14

4

11

.4D

R3

2

0R

+5

V

7:0

T3

79

15

T3

5

15

+5

V

20

.1D

20

.1B

8

.4D

1.4

A

20

.4B

50

VC

73

33

pF

12

8

8

T2

62

T2

14

T6

3T

30

9

5

T1

68

T2

16

R1

04

4K

7

4.4

B

T1

43

T3

23

14

R1

05

0R

AK

2

T2

56

T2

53

T2

69

D1

8

GR

EE

N

4

T2

96

T1

53

8.4

D 20

.1B

20

.1D

10

T2

27

8

T1

69

D2

0

GR

EE

N

T1

67

AK

T2

26

20

.1C

D1

9

GR

EE

N

AK

T2

03

5M

6

R1

18

T3

05

27

T3

22

T4

1

27

C5

12

U1

8

A0

65

53

6 AF

EP

RO

M

OE

|Vp

p

CE

64

KX

8

$S

IM_D

IR/rom

2

15

0n

S

01

0 9 21

23 2 26

GR

EE

N

15

18 7 6 5 4 3 25

24

11

12

13

15

16

17

18

19

20

22

D1

7

2

R5

7

AK

T2

30

5 0 7

DA

TA

P0

/ U2

1

T1

42

R1

3

68

0R

1

43

42

41

10

0R

12

RS

T

EA

XT

AL

2

XT

AL

1

0 7 6 7 0 7

0

5 6 7

80

C3

2_

1

$S

IM_D

IR/p

cl

AD

DR

P2

/

P3

P3P

1 AL

E

PS

EN 3

3

35

30

31

40

39

38

37

36

2 3 4 32

10

1V

SS

8 9 24

25

26

27

28

29

14

6

11

13

14

15

16

17

18

19

D

SIZ

E

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RR

EP

RO

DU

CE

D O

R U

SE

D E

XC

EP

T A

S

DR

AF

TS

MA

N :

CA

D

RE

VA

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

2

RE

QD

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

3

DF

TS

1

DE

VE

LO

PE

R :

23

B

UN

IT

:N

AM

E

:

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

21

20

DA

TE

1

B

4

C

CL

AS

S

:

DU

ND

EE

, S

CO

TL

AN

D

A

DA

TE

:

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

DR

NU

MB

ER

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

AP

PR

OV

ED

:

A0

8D

R4

85

44

DM

NO

V 9

5

SU

PE

RS

ED

ES

:

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-F

AC

TU

RE

, M

AIN

TE

NA

NC

E A

ND

US

E

CO

RP

OR

AT

ION

. IT

IS

TO

BE

SU

PS

D B

Y

:

4

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY SH

EE

T

O

F

D

C

NE

XT

AS

SE

MB

LY

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

12.6-237


DECEMBER 2002



0

SW

EM

4

SW

EM

7

SW

EM

6S

WE

M5

SW

EM

2S

WE

M1

SW

EM

0

SW

EM

(7:0

)

SW

EM

3

U1

89

VO

LT

_D

ET

EC

T2

FL

EX

_A

UT

Hb

5

20

.4D

T1

5

T5

T8

20

.4B

3 7

20

.4B

+5

V

U1

21

5

U1

R51

2K

37

71

0

T3

1

T1

0

T2

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

EX

EC

UT

ION

MIC

R S

WIT

16

/11

/95

88

3

56

XX

DM

D.M

ILN

E

44

50

61

87

29

-

92

04

45

-06

20

85

8D

. M

ILN

E

R5

01

K1

3

23

3

U1

+5

V

2 4 6

U1

U1

31

4

SW

11

12

41

3

611

T7

U1

51

2

11

6

U1

T4

R2

07

5K

11

4

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

NE

XT

AS

SE

MB

LY

3

DA

TE

D B

43

UN

IT

:

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

DU

ND

EE

, S

CO

TL

AN

D

2

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

A0

8D

R4

85

44

DM

NO

V 9

5

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

CO

RP

OR

AT

ION

. IT

IS

TO

BE

CL

AS

S

:

DE

VE

LO

PE

R :

RE

V

AP

PR

OV

ED

:

T4

55

SH

EE

T

O

FIT

PE

RT

AIN

S (

C)

19

94

NC

R C

OR

P.

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

DA

TE

:

DR

AF

TS

MA

N :

A

RE

QD

SIZ

E

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

C A

1

C

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-F

AC

TU

RE

, M

AIN

TE

NA

NC

E A

ND

US

E

NA

ME

:

SU

PS

D B

Y

:S

UP

ER

SE

DE

S:

12

DR

NU

MB

ERD

FT

SC

HA

NG

ES

: (

A)

INIT

IAL

RE

LE

AS

E

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

B

CA

D

D

12.6-238DECEMBER 2002




T2

LE

D

PL

VD

T_

LE

D

PU

RO

F_

LE

D

T4

36

T8

LE

D+

PU

RO

F_

LE

D+

T1

LE

D+

PL

VD

T_

LE

D+

T2

LE

D+

T6

LE

D

T4

LE

D

T3

LE

D

T3

6L

OC

K_

LE

D+

OP

EN

_L

ED

+

T5

LE

D+

T4

LE

D+

T3

LE

D+

T6

LE

D+

T7

LE

D+

XT

LE

D

T1

LE

D

T7

LE

D

T8

LE

D

OP

EN

_L

ED

LO

CK

_L

ED

+5

V

T6

5

1.4

C

1.1

C

T4

67

T3

82

T3

81

T4

89

T4

34

T4

38

T4

35

1.4

C

1.4

C

T4

02

T3

33

1.3

C

R1

8

33

R

D.

MIL

NE

44

5-0

62

08

58

20

10

- 44

50

61

87

29

D.M

ILN

ED

M

56

XX

88

3

16

/11

/95

LE

D C

ON

TR

OL

DIS

PE

NS

ER

CO

NT

RO

L ,

CU

RR

EN

CY

DIS

PE

NS

ER

T2

6

T5

04

1.1

C

20

.1A

33

R

R6

R1

95

33

R

R5

33

R

R1

93

0R

R1

76

MC

14

13

U2

9

5

12

CO

M9

( )

1.1

C

1.3

C

MC

14

13

U2

9

7

10

CO

M9

( )

1.4

C

33

R

T1

39

33

R

R1

7

1.4

C

1.4

C

1.3

C

MC

14

13

U2

9

1

16

CO

M9

( )

1.3

C

1.3

C

( )

R2

24

33

R

R2

26

33

R

1.3

C

1.3

C

1.3

C

R1

72

68

R

MC

14

13

U2

9

4

13

CO

M9

T3

95

R2

21

33

R

R1

53

0R

68

R

R1

74

68

R

R1

54

R2

17

33

R

R2

23

1.4

C

33

R

R2

22

R1

91

33

R

33

R

R2

19

33

R

R2

20

33

R

MC

14

13

U2

9

3

14

CO

M9

( )

33

R

R2

25

R1

75

33

R

R2

28

33

R

U2

9

MC

14

13

2

15

( )9

CO

M

+5

V

1.4

C

1.2

C

33

R

R2

27

R1

73

68

R

33

R

R2

18

+5

V

T3

96

T3

45

+5

V

U2

9

61

1C

OM

33

R

R1

92

33

R

R1

94

1.2

B2

0.1

D

MC

14

13

34

1.3

C

1.4

C

1.4

C

9(

)

T4

08

12

68

R

R1

96

74

07

U1

4

C

3

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

DA

TE

AP

PR

OV

ED

:

CO

RP

OR

AT

ION

. IT

IS

TO

BE

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

3

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

D

R N

UM

BE

R

2

C

DF

TS

NA

ME

:

UN

IT

:

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

D

1

DE

VE

LO

PE

R :

RE

QD

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

33

0R

R4

1

4

A

CA

D

08

DR

48

54

4D

MN

OV

95

B

1

SIZ

E

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

2

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

SU

PE

RS

ED

ES

:S

UP

SD

BY

:

CL

AS

S

:

4

A

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

RD

AT

E

:D

UN

DE

E,

SC

OT

LA

ND

SH

EE

T

O

F

D

B

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RDR

AF

TS

MA

N :

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

TA

NE

XT

AS

SE

MB

LY

RE

V

12.6-239


DECEMBER 2002



PR

TD

INT

-

MA

INT

D

CL

AM

PU

P

CL

AM

PD

N

XT

5L

ED

CL

DO

WN

_L

ED

CL

UP

_L

ED

T5

LE

D

RE

SP

UP

BA

T5

4D

56+

5V

SE

TP

UP

SE

T_

K

SE

T_

J

7K

5R

21

0 12

D4

0B

AT

54+5

V

MT

D3

05

5R

L

R1

88 12 Q

2

2D

1G

3S

R1

41

4K

7T

46

9

10

R

12

0R

R1

82

R6

8

1K

20

.1B

T4

10

/#

NU

23

LM

33

9

3+

V

12

-V

9

8

14

10

nF

50

V

C1

13

T2

82

10

0K

T3

87

+5

V

+5

V

+1

2V

4K

75

1 2

T4

66

+5

V

1.3

C

+5

V

R6

95

K1

1

R1

09

12

+5

V

21

3K

24

R1

11 12

R1

08

10

RR

18

7 12

19

.2D

3K

24

R1

07

12

+5

V

+5

V

+5

V

T1

32

J4

1

10

10

0K

R1

28

12

+1

2V

78

9

R1

40

4K

7

11

12

13

14

15

162

34

56

19

.2D

3K

92

R1

29

12

20

.1D

20

.1B

12RK

CK

JS

T3

30

T4

68

9

14

10

7

12

0R

R2

08

7K

5R

18

1

7K

5R

18

4 21

U2

7

74

LS

11

2

13

11

12

10

RR

18

9 12

C1

14

50

V

1 2

T2

40

T1

75

R1

71

10

0R

T4

56

10

nF

10

nF

C1

19

50

V

1 2

10

nF

50

V

C7

91 2

10

RR

19

0 21

+5

V

T2

81

T4

31

T2

99

19

.2D

T4

81

19

.2D

+5

V

T3

43

T4

01

3K

92

R1

10 12

+5

V

/#

NU

23

LM

33

9

3+

V

12

-V

11

10

T4

46

+5

V

T3

92

T2

57

T4

49

4K

75

13

47

RR

18

5

D.

MIL

NE

44

5-0

62

08

58

20

11

- 44

50

61

87

29

D.M

ILN

ED

M

56

XX

88

3

16

/11

/95

OP

TO

SW

ITC

H C

ON

TR

OD

ISP

EN

SE

R C

ON

TR

OL

BC

UR

RE

NC

Y D

ISP

EN

SE

R

12

0R

R1

83

8.1

C

8.1

C

7K

5

R1

27

R1

86 12

4K

7R

12

5

47

RR

20

6

R2

09

12

0R

+5

V

T4

70

10

0R

R1

70

AP

PR

OV

ED

:

1

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

NE

XT

AS

SE

MB

LY

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.DR

AF

TS

MA

N :

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

RE

V

SU

PE

RS

ED

ES

:

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

C B

DE

VE

LO

PE

R :

B

DR

NU

MB

ER

3

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

MA

IN T

D L

ED

4

3

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

A

SU

PS

D B

Y

:IN

CO

NN

EC

TIO

N W

ITH

TH

E M

AN

U-

4

C

SH

EE

T

O

F

UN

IT

:D

UN

DE

E,

SC

OT

LA

ND

D

DF

TS

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

NA

ME

:

CA

D

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

DA

TE

SIZ

E

1

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

2

CL

AS

S

:

RE

QD

CO

RP

OR

AT

ION

. IT

IS

TO

BE

2

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

AD

DA

TE

:

A0

8D

R4

85

44

DM

NO

V 9

5

PR

ES

TD

LE

D

12.6-240DECEMBER 2002




T4

21

NO

P0

RR

23

0

T5

18

T5

17

T5

15

T5

16

T5

14

NO

PR

22

90

R

10

0n

FC

10

5

50

VT

51

3

10

0n

F5

0V

C7

7

T1

45

50

V

C6

4

C7

2

50

V1

00

nF

10

0n

FC

38

50

V

10

0n

F5

0V

C6

3

C4

6

50

V1

00

nF

10

0n

F

+1

2V

H1

1 1T

43

T2

46

1

-12

V

10

0n

FC

44

50

V2

2u

FC

16

15

V

H8

1

10

0n

F5

0V

H2

H3

1

10

0n

F1

00

nF

50

V

C6

6

C9

9

10

0n

FC

36

50

V

50

V

C4

5

H1

01

22

uF

15

V

C9

22

uF

15

V

C1

0

10

0n

F5

0V

C1

09

10

0n

F

10

0n

FC

56

50

V10

0n

FC

98

50

V1

00

nF

50

V

C8

3

50

V

C1

15

10

0n

F5

0V

C5

9

22

uF

15

V

C1

5

10

0n

FC

68

50

V

47

uF

10

0n

FC

11

7

50

V

50

V

C8

01

00

nF

15

V

C1

2

NO

PR

23

10

R

10

0n

FC

71

50

V

63

V

C1

7

22

uF

D.

MIL

NE

44

5-0

62

08

58

20

12

- 44

50

61

87

29

D.M

ILN

ED

M

56

XX

88

3

16

/11

/95

DE

CO

UP

LIN

GD

ISP

EN

SE

R C

ON

TR

OL

CU

RR

EN

CY

DIS

PE

NS

ER

H7

1

+1

2V

10

0n

F5

0V

C4

0

10

0n

F5

0V

C9

11

00

nF

50

V

C7

4

50

V

C1

03

10

0n

F

+5

V

10

0n

FC

81

50

V

10

0n

FC

94

50

V

H1

3 1

T5

12

T2

5H

9

1

T4

17

H1 1

10

0n

FC

39

50

V

T5

6

T1

03

H6 1

T3

70

T5

8

T2

8

1

H51

10

0n

F5

0V

C5

2

C3

3

T2

08

H4

C1

02

50

V

T4

80

10

0n

F5

0V

50

V

C1

16

10

0n

F

T3

59

10

0n

F

10

0n

F

T3

10

10

0n

F5

0V

C9

0

10

0n

F5

0V

C8

81

00

nF

50

V

C1

12

C5

5

50

V

AP

PR

OV

ED

:

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

RC

OR

PO

RA

TIO

N.

IT I

S T

O B

E

+2

4V

I/L

BC

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

SIZ

E

3

D

DR

NU

MB

ER

LS

B

BO

AR

D L

EV

EL

ID

EN

TIF

IER

S

DF

TS

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

DU

ND

EE

, S

CO

TL

AN

DU

NIT

:

12

NE

XT

AS

SE

MB

LY

DA

TE

:

DR

AF

TS

MA

N :

SH

EE

T

O

F

4

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

A0

8D

R4

85

44

DM

NO

V 9

5

C

1

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY D

EV

EL

OP

ER

:

SU

PE

RS

ED

ES

:

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

34

NA

ME

:

RE

V

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RIN

CO

NN

EC

TIO

N W

ITH

TH

E M

AN

U-

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

D

CA

D

DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

RE

QD

MS

B

A

SU

PS

D B

Y

:

2

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

A

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.CL

AS

S

:

B

12.6-241


DECEMBER 2002



2.4

5V

VR

EF

ST

RA

IN_

2

LV

DT

_1

LV

DT

_2

ST

RA

IN_

1

LV

DT

2

SE

L_

ST

RA

IN-

10

0n

FC

37

50

V

LV

DT

1

ST

RA

IN_

SE

L-

ST

RA

IN_

SE

L

50

V

C1

18

10

0n

F

T1

13

T1

54

6.4

C

6.4

B

T1

41

50

V

C4

91

00

nF

T4

2

10

0n

FC

51

50

V

7.1

B

+1

2V

8.4

D

T7

7

T4

51

T9

3

+5

V

LM

32

4

U1

1N

+V

4

-V1

1

T6

6

+1

2V

+1

2V

6.1

C7

.4B

T5

9

T3

4

+1

2V

7.2

A

T6

7

12

13

14

+5

V

10

0R

R2

0

12

74

07

U1

45

6

T6

4

T6

8

74

LS

14

U1

5

1

+1

2V

5K

11

R3

9

T1

02

5K

11

R4

0

13

14

+1

2V

+1

2V

1

U1

5

74

LS

14

13

12

T3

14

R6

23

92

K

NU

6

LM

32

4

4+

V

11

-V

12

10

0R

R2

1

R3

85

K1

1

50

V

C2

7.2

B

20

K

BA

T5

4D

24

14

K

R2

2

0.1

uF

U6

LM

32

4

4+

V

11

-V

10

9

8

-12

V

FF

R9

2

14

+V

7-V

131

2

20

.1A

+1

2V

-12

V

+1

2V

N1

K

R9

1

0.2

2u

F5

0V

C1

U1

0

40

66

40

66

U1

0F

F

+V

14

-V7

543

14

K

R1

9

D2

2B

AT

54

+1

2V

D2

1B

AT

54

LM

32

4

4+

V

11

-V

10

U1

4

74

07

98

T3

72

D2

5B

AT

54

T3

71

14

.1B

NU

11

T1

8

9

8

20

.1B

14

K

R1

62

39

2K

R6

1

14

K

R1

60

+5

V

T3

1

NU

30

LM

32

4

4+

V

11

-V

5

6

7

BA

T5

4D

23

-12

V

FF

U1

0

40

6614

+V

7-V

689

0.2

2u

F5

0V

C1

8

T9

2

10

KR

30 21

NU

30

LM

32

4

4+

V

11

-V

10

9

8

BA

T5

4D

42

LM

32

4

4

R9

9

20

K-1

2V

+1

2V

+1

2V

BA

T5

4D

41+

5V

N

U1

1

40

66

U1

0F

F

+V

14

-V

+V

11

-V

5

67

0.1

uF

50

V

C1

9

R1

02

9K

09

1K

R9

8

7

12

11

10

+1

2V

20

.1B

D.

MIL

NE

44

5-0

62

08

58

20

13

- 44

50

61

87

29

D.M

ILN

ED

M

21

T3

88

T8

7

50

V

C4

8

T1

20

2.2

uF

C8

20

V

1 2

T8

4

56

XX

88

3

16

/11

/95

AN

AL

OG

UE

P

RO

CE

SS

IND

ISP

EN

SE

R C

ON

TR

OL

BC

UR

RE

NC

Y D

ISP

EN

SE

R

C

SH

EE

T

O

F

RE

QD

DU

ND

EE

, S

CO

TL

AN

DC

OR

PO

RA

TIO

N.

IT I

S T

O B

E

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

D

SU

PE

RS

ED

ES

:

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

AB

A

2

DE

VE

LO

PE

R :

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

DA

TE

:

AP

PR

OV

ED

:

DR

NU

MB

ER

C

13

B

10

0n

F

SIZ

E

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

NO

N-I

NV

AM

P F

OR

4.6

7 V

RE

F

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

RIS

NC

R I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y

+/-

2.5

%

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

RE

V

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RDR

AF

TS

MA

N :

UN

IT

:

4

31

A0

8D

R4

85

44

DM

NO

V 9

5

4

NE

XT

AS

SE

MB

LY

D

DF

TS

CA

D

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

CL

AS

S

:

2

NA

ME

:

DA

TE

SU

PS

D B

Y

:

12.6-242DECEMBER 2002




TS

EN

5_

E

TS

EN

3

TS

EN

(8:1

)

ST

RA

IN_

SE

L

TS

EN

8

TS

EN

1

TS

EN

6

TS

EN

7

1.2

C

D6

0B

AT

54

TS

EN

4

0R

R8

4

TS

EN

2

T1

91

4

+5

V

NO

P

+5

V

D4

9B

AT

54+5

V

+5

V

+5

V

R87

3K24

BA

T5

4D

48+

5V

1u

F

T2

00

13

.4C

50

V

C2

00

.22

uF

1 2

NO

P1

6V

C2

1

R1

55

10

K

1 2

BA

T5

4D

62

R88

3K24

T4

47

T1

56

T1

87

12

NO

P

12

1.2

C

1.2

C

T3

57

R85

3K24

2

14

KR

10

1

+5

V

1.2

C

50

V3

.3n

F

12

7

1.2

C

R1

77

0R

6

R1

39

5K

11 12

5

20

.1A

C2

3

DIS

PE

NS

ER

CO

NT

RO

L B

SE

NS

OR

IN

PU

TS

16

/11

/95

88

3

T3

94

R1

58

20

K2

1

81

1.2

C

+1

2V

CU

RR

EN

CY

DIS

PE

NS

ER

-V

5

6

7

56

XX

DM

D.M

ILN

E

44

50

61

87

29

-

14

20

44

5-0

62

08

58

D.

MIL

NE

D5

2B

AT

54

T3

98

+1

2V

NU

34

TL

C2

72

8+

V

4

T2

11

R1

57

5K

11

R93

3K24

BA

T5

4D

36

D5

0B

AT

54

T3

58 21

10

nF

C6

5

50

V

T4

60

10

nF

C1

07

50

V

50

V

C2

23

.3n

F

10

nF

C4

7

50

V

2

R86

3K24

1.2

C

T4

19

1

T4

24

10

nF

C1

08

50

V

R1

56

47

K21

10

nF

C6

9

50

V

21N

U3

4

R215

4K75

D3

7B

AT

54

T4

28

R2

05

1K

TL

C2

72

8+

V

4-V

3

2

1

+5

V

3

D4

3T

39

3

10

nF

C5

7

50

V

D5

9B

AT

54

1.2

C

R67

20K

BA

T5

4

T4

39

10

nF

C1

06

50

V

1

D

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

B

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

08

DR

48

54

4D

MN

OV

95

3

DF

TS

CA

D

CL

AS

S

:

D

DA

TE

DR

NU

MB

ER

DA

TE

:

SU

PE

RS

ED

ES

:O

F T

HE

NC

R E

QU

IPM

EN

T T

O W

HIC

H

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

SU

PS

D B

Y

:

RE

V

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

UN

IT

:

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

3

AP

PR

OV

ED

:

SIZ

E

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

RE

QD

C

DU

ND

EE

, S

CO

TL

AN

D

A

2

4

B

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

NA

ME

:

4

12

NE

XT

AS

SE

MB

LY A

CO

RP

OR

AT

ION

. IT

IS

TO

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

C

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

SH

EE

T

O

F

A

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RIN

CO

NN

EC

TIO

N W

ITH

TH

E M

AN

U-

12.6-243


DECEMBER 2002



PS

EN

2

BA

T5

4D

61

PR

E_L

VD

TP

RE

_L

VD

T

PU

R_O

VE

R

PU

R_

OV

ER

PS

EN

4

PS

EN

1

PS

EN

3

PIC

K_

SE

N(4

:1)

-V1

1

32

1

+1

2V

D5

1B

AT

54+5

V

+1

2V

50

V

C9

6

+5

V

LM

32

4

U36

N

+V

4

2

D39

BA

T5

4

D44

BA

T5

4

9K09

R169

D53

BA

T5

4

10

nF

10

nF

C1

01

50

V

4+

V

11

-V

56

7

50

V

C9

71

0n

F

T4

23

NU

36

LM

32

4

C7

6

50V

LM

32

4

U36

N

+V

4

-V1

1

12

13

14

T4

42

T4

41

20

.1B

10n

F

T2

72

1 2

T2

67

T3

99

T4

14

T4

16

1.2

C

4

9K09

T4

06

1.2

B1

1.1

B

1.1

B

10

K

R1

52

+1

2V

T3

62

+1

2V

R165

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

SE

NS

OR

IN

PU

TS

16

/11

/95

88

3

56

XX

DM

D.M

ILN

E

44

50

61

87

29

-

15

20

44

5-0

62

08

58

D.

MIL

NE

+5

V

50V

C9

21

0n

F1 2

1.2

B

20

.1B

10

K

R1

67

4+

V

11

-V

10

9

3

+5

V

10

K

R1

66

5K

11 1

NU

36

LM

32

4

D45

BA

T5

4

8

T2

88

R1

21

6K

81

R1

00

2

T4

50

20

.1B

+5

V

T4

18

1.2

C

10

K

R1

64

21

50

V

C9

51

0n

F

9K09

R211

+5

V

9K09

R168

DA

TE

4

AA

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

CL

AS

S

:

DA

TE

:

RE

VDR

NU

MB

ER

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

B

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

C

2

3

CA

D

DU

ND

EE

, S

CO

TL

AN

DU

NIT

:

D

34

DF

TS

CO

RP

OR

AT

ION

. IT

IS

TO

BE

SIZ

EN

EX

T A

SS

EM

BL

Y

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

TN

CR

(M

AN

UF

AC

TU

RIN

G)

LT

D

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

12

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

D BC

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

1

SU

PE

RS

ED

ES

:S

HE

ET

OF

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

RE

QD

NA

ME

:

DM

NO

V 9

5

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

AP

PR

OV

ED

:

SU

PS

D B

Y

:

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

A0

8D

R4

85

44

12.6-244DECEMBER 2002




CL

AM

P_

CU

R_

BD

CL

AM

P_

AC

_C

UR

CL

AM

P_

BD

_C

UR

PR

ES

_A

C_

CU

R

PR

ES

_B

D_

CU

R

T9

8

3K

24

R1

0

CL

AM

P_

CU

R_

AC

PR

ES

_C

UR

_A

C

PR

ES

_C

UR

_B

D

+5

V

3K

24

R5

2

U1

2

LM

33

9

3+

V

12

T7

9

R8

3K

24

+5

V

20

.4C

/#

N

CU

RR

EN

CY

DIS

PE

NS

ER

DIS

PE

NS

ER

CO

NT

RO

L B

CL

;AM

P M

OT

OR

CO

NT

R

16

/11

/95 88

3

56

XX

DM

D.M

ILN

E

44

50

61

87

29

-V

7

6

1

17

.1D

20

.4C

17

.1A

3K

24

R4

9T

80

T8

5

U1

2

LM

33

9

3+

V

12

-V

5

4

2

+5

V

-

16

20

44

5-0

62

08

58

D.

MIL

NE2

0.4

C

17

.1B

R2

71

4K

/#

N

50

V

C4

31

nF

17

.1C

T3

3

+5

V

50

V

T7

1C

30

1n

F

+5

V

+5

V

+5

V

50

V

C4

2

8

14

+5

V

1n

F

50

V

C4

11

00

nF13

5K

11

R4

8

LM

33

9

U1

2N

/#

+V

3

-V1

2

9

T8

6

20

.4C

LM

33

9

U1

2N

/#

+V

3

-V1

2

11

10

T4

4

+5

V

+5

V

T7

0

1K

54

R7

T8

1

3K

92

R1

1

R1

25

K1

1

R2

93

K9

2

50

V

C2

9

R4

75

K1

1

5K

11

R2

8

C

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

RE

QD

SIZ

E

A0

8D

R4

85

44

DM

DE

VE

LO

PE

R :

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

D

4

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

A

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

2

SU

PE

RS

ED

ES

:

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

3

1

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

2

NO

V 9

5

1n

F

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.O

F T

HE

NC

R E

QU

IPM

EN

T T

O W

HIC

H

DA

TE

:

NA

ME

:

SH

EE

T

O

F

RE

VD

R N

UM

BE

RDF

TS

C

DR

AF

TS

MA

N :

4

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

CA

D

D

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

UN

IT

:

NE

XT

AS

SE

MB

LY

DA

TE

CO

RP

OR

AT

ION

. IT

IS

TO

BE

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

RCL

AS

S

:

SU

PS

D B

Y

:

ABB

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

3

1

AP

PR

OV

ED

:

DU

ND

EE

, S

CO

TL

AN

DN

CR

(M

AN

UF

AC

TU

RIN

G)

LT

D

12.6-245


DECEMBER 2002



EN

_P

RE

S

EN

_C

LA

MP

PR

ES

_A

+

PR

ES

_B

+

0R

5R

1

CL

AM

P_

C+

CL

AM

P_

B+

CL

AM

P_

D+

CL

AM

P_

A+

PR

ES

_D

+

PR

ES

_C

+

PR

ES

_S

EQ

_C

LK

(4:1

)

PR

ES

_A

C_

CU

R

CL

AM

P_

SE

Q_

CL

K(4

:1)

CL

AM

P_

AC

_C

UR

CL

AM

P_

BD

_C

UR

PR

ES

_B

D_

CU

R

C9

3

50

V1

00

nF

16

.1B

MU

R4

15

D1

02

T1

1

T5

7

T9

5

D1

01

MU

R4

15

T6

3

T7

5

T1

47

MU

R4

15

D1

09

2

D1

15

MU

R4

15

1.3

D

NO

PD

13

MU

RD

31

0

T7

8

T2

9

D1

05

MU

R4

15

D1

06

MU

R4

15

MU

R4

15

D1

03

MU

R4

15

D1

13

MU

R4

15

D1

12

NO

PD

15

MU

RD

31

0

D1

10

MU

R4

15

D1

14

MU

R4

15

1.4

D

20

.4C

R3

0R

5

NO

PD

16

MU

RD

31

0

T1

6

MU

R4

15

D1

07

MU

R4

15

D1

04

MU

R4

15

D1

08

MU

RD

31

0

D1

11

MU

R4

15

L2

98

N

U3

EN

A6

20

.4C

NO

PD

3

IN4

12

OU

T12

OU

T2

3

OU

T31

3

OU

T41

4

SE

NS

EA

1

SE

NS

EB

15

VS

4

16

.1D

50

V

T6

9

1

NO

PD

6M

UR

D3

10

EN

B1

1

IN1

5

IN2

7

IN3

10

1.4

D

1

U2

L2

98

N

6

C2

81

00

nF

11

EN

B

5IN

17

IN2

10

IN3

12

IN4

2O

UT

1 3O

UT

2 13

OU

T3 1

4O

UT

4

1S

EN

SE

A1

5S

EN

SE

B

4V

S

T5

23

T1

35

EN

A

D1

4M

UR

D3

10

21

.3D

T2

1

C3

35

V2

2u

F

MU

R4

15

D1

16

NO

P

L2

98

N

U4

NO

PD

7

MU

RD

31

0

OU

T31

3

OU

T41

4

SE

NS

EA

1

SE

NS

EB

15

VS

4

16

.1C

4

1.3

D

R2

0R

5

T4

8

EN

A6

EN

B1

1

IN1

5

IN2

7

IN3

10

IN4

12

OU

T12

OU

T2

3

D1

MU

RD

31

0

1.3

D

T1

7

20

.4D

NO

PD

11

MU

RD

31

0

NO

P

0R

5R

4

T1

14

NO

PD

5M

UR

D3

10

T2

3

1.4

D

NO

PD

9M

UR

D3

10

20

.4D

T4

9

4

T1

3

U5

4

L2

98

N

6E

NA

11

EN

B

5IN

17

IN2

10

IN3

12

IN4

2O

UT

1 3O

UT

2 13

OU

T3 1

4O

UT

4

1S

EN

SE

A1

5S

EN

SE

B

NO

P

VS

50

V

C2

71

00

nF

1.4

D

NO

PD

4M

UR

D3

10

56

XX

88

3

16

/11

/95

ST

EP

PE

R M

OT

OR

DR

IVE

DIS

PE

NS

ER

CO

NT

RO

L B

CU

RR

EN

CY

DIS

PE

NS

ER

T9

10

0n

F

D1

0M

UR

D3

10

D.

MIL

NE

44

5-0

62

08

58

20

17

- 44

50

61

87

29

D.M

ILN

ED

M

NO

PD

12

NO

PD

8M

UR

D3

10

C3

1

50

V

22

uF

16

.1B

NO

PD

2M

UR

D3

10

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-DE

VE

LO

PE

R :

+2

4V

I/L

AP

PR

OV

ED

:

NA

ME

:

CL

OS

E T

O L

29

8N

VS

PIN

3

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

RC

OR

PO

RA

TIO

N.

IT I

S T

O B

ET

RE

AT

ED

AS

ST

RIC

TL

Y C

ON

FID

EN

TIA

L

MU

RD

31

035

V

C4

+2

4V

I/L

PO

SIT

ION

CA

PA

CIT

OR

D

NE

XT

AS

SE

MB

LY

SIZ

E

DA

TE

:

RE

V

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

+2

4V

I/L

A0

8D

R4

85

44

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

C

D

PO

SIT

ION

CA

PA

CIT

OR

S

A

B

AL

TE

RN

AT

IVE

TO

TH

E

MU

R4

15

PT

H D

IOD

ES

.

+2

4V

I/L

C

2

A

+2

4V

I/L

PO

SIT

ION

CA

PA

CIT

OR

3

4

CL

OS

E T

O L

29

8N

VS

PIN

CL

AS

S

:

4

SU

PE

RS

ED

ES

:

DR

NU

MB

ER

DM

NO

V 9

5

B

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

IS

NC

R I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y

1

CL

OS

E T

O L

29

8N

VS

PIN

DA

TE

TO

PO

WE

R G

RO

UN

D.

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

+2

4V

I/L

CA

D

AL

L L

29

8 D

EV

ICE

S A

RE

CO

NN

EC

TE

D

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

DU

ND

EE

, S

CO

TL

AN

D

MU

RD

31

0 S

MT

DIO

DE

S M

AY

BE

US

ED

AS

AN

CL

OS

E T

O L

29

8N

VS

PIN

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

DF

TS

UN

IT

:

RE

QD

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

SU

PS

D B

Y

:

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

1

DR

AF

TS

MA

N :

SH

EE

T

O

F

PO

SIT

ION

CA

PA

CIT

OR

S

2

12.6-246DECEMBER 2002




TS

EN

1+

PR

E_

LV

DT

+

TS

EN

2+

SH

UT

_S

OL

b

TS

EN

5_

E+

TS

EN

4+

TS

EN

3+

TS

EN

6+

TS

EN

7+

TS

EN

8+

PU

R_

OV

ER

+

SH

UT

TE

R_

P

R1

78

15

0R

D.

MIL

NE

44

5-0

62

08

58

20

18

- 44

50

61

87

29

D.M

ILN

E

T4

75

DM

56

XX

88

3

16

/11

/95

ST

EP

PE

R C

UR

RE

NT

LE

VD

ISP

EN

SE

R C

ON

TR

OL

BC

UR

RE

NC

Y D

ISP

EN

SE

R

1.3

C

R5

45

K1

1

T5

09

+5

V

T4

57

T8

3

T4

73

R2

14

15

0R

T4

40

0R

R1

99

1.3

C

T5

07

R2

01

15

0R

R2

02

1.3

C

1.3

C

1.2

B

1.3

C

+5

V

1.3

C

20

.4C

R5

3

1K

R1

97

15

0R

1.3

C

15

0R

1.3

C

D2

6M

UR

S1

20

T3 AK

Q1

MT

D3

05

5R

L

D

G

S

T5

11

R2

12

15

0R

T1

23

T9

6

1.3

C

R2

13

15

0R

T4

92

T5

10

R1

98

15

0R

T5

08

1.3

C

R2

00

15

0R

1

D

RE

QD

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

4

DU

ND

EE

, S

CO

TL

AN

D

NO

V 9

5

4

CA

D

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

SU

PS

D B

Y

:

UN

IT

:

B

SU

PE

RS

ED

ES

:

NA

ME

:

CD

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

A

B

AP

PR

OV

ED

:

3

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

SH

EE

T

O

F

DF

TS

SA

FE

TY

CU

RR

EN

T L

IMIT

RE

SIS

TO

RS

NC

R (

MA

NU

FA

CT

UR

ING

) L

TD

CL

AS

S

:

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-

A

A0

8D

R4

85

44

DM

DE

VE

LO

PE

R :

1

DR

AF

TS

MA

N :

RE

V

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

3

SIZ

E

C

+2

4V

I/L

2

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

DA

TE

DR

NU

MB

ER

DA

TE

:

2

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

NE

XT

AS

SE

MB

LY

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

CO

RP

OR

AT

ION

. IT

IS

TO

BE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

12.6-247


DECEMBER 2002



74

F1

1

U8

&9 10

SE

T_

K

SE

T_

J

SE

TP

UP

RE

SP

UP

R1

45 1

11

8

T3

34

+5

V

T3

24

T5

1

5K

11

T3

36

2

R4

61

00

R

11

.3C

74

07

U1

4

T3

66

T5

0

10

0R

R1

50

T2

79

11

.4C

T1

05

11

10

10

0R

R4

2

- 44

50

61

87

29

D.M

ILN

ED

M

56

XX

88

3

16

/11

/95

SP

AR

ES

DIS

PE

NS

ER

CO

NT

RO

L B

CU

RR

EN

CY

DIS

PE

NS

ER

10

0R

T3

67

T1

73

D.

MIL

NE

44

5-0

62

08

58

20

19

T1

50

R2

6

T1

06

R1

51

10

0R

T3

64

11

.4C

T3

35

U1

4

74

07

4

13

12

T9

9& U

8

74

F1

11 2 13

12

EN

U2

8

74

LS

24

0

21

1

6 8

18

16

14

12

1

10

0R

R6

5

T2

97

74

LS

32

U2

41

12

13

T2

44

T7

4

R1

06

10

0R

2

5

154

6

T3

31

T7

3

11

.3B

T1

40

74

LS

11

2

U2

7

S J

CK

K R

13

11

10

T3

60

IT P

ER

TA

INS

(C

) 1

99

4 N

CR

CO

RP

.

RE

V

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T

UN

IT

:

SIZ

E

D

AN

D I

S T

HE

PR

OP

ER

TY

OF

NC

R

DF

TS

CO

RP

OR

AT

ION

. IT

IS

TO

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

RE

PR

OD

UC

ED

OR

US

ED

EX

CE

PT

AS

A0

8D

R4

85

44

DM

NO

V 9

5

3

SU

PE

RS

ED

ES

:

B

AP

PR

OV

ED

:

D

SU

PS

D B

Y

:F

AC

TU

RE

, M

AIN

TE

NA

NC

E A

ND

US

E

4

C

AU

TH

OR

IZE

D I

N W

RIT

ING

BY

NC

R

1

U1

5

74

LS

14

4

12

B

C

DA

TE

DR

NU

MB

ER

DU

ND

EE

, S

CO

TL

AN

DN

CR

(M

AN

UF

AC

TU

RIN

G)

LT

D

DE

VE

LO

PE

R :

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

NE

XT

AS

SE

MB

LY

RE

QD

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

,

A

OF

TH

E N

CR

EQ

UIP

ME

NT

TO

WH

ICH

IS N

CR

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

A

2

CA

D3

IN C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

-CL

AS

S

:

NA

ME

:

DA

TE

:

DR

AF

TS

MA

N :

SH

EE

T

O

F

1

12.6-248DECEMBER 2002




CO

IL_

EN

b

DIR

1

MO

TO

R_

CL

K

NV

RA

M_

CS

b

PB

_S

EL

b

PIC

K

PR

ES

_C

UR

_B

D

RE

S_

DA

NC

E

S0

S1

CL

OC

K_

80

32

PIC

K_

SE

N(4

:1)

SW

EM

(7:0

)

CA

(15

:8)

CO

NF

1

MO

TO

R_

ON

b

SH

UT

TE

R_

P

SP

EE

D1

SP

EE

D2

CO

M(7

:0)

PR

ES

_C

UR

_A

C

CL

AM

P_

CU

R_

BD

VB

AT

CL

AM

PD

N

PU

R_

OV

ER

MO

TO

R_

RE

SE

Tb

NU

LL

_S

TR

AIN

CL

OC

K_

EN

b

EN

_C

LA

MP

EN

_P

RE

S

TS

EN

(8:1

)

CD

(7:0

)

PR

E_

LV

DT

EX

EC

_S

DC

_R

Db

EX

EC

_S

DC

_W

Rb

SH

UT

_F

WD

b

SH

UT

_O

Nb

SP

EE

D_

RE

SE

Tb

VO

LT

_D

ET

EC

T2

XT

LE

D

XT

5L

ED

SH

UT

_L

OC

K

INP

UT

(5:0

)

EX

EC

_A

LE

HS

_S

DC

HS

_C

ON

FL

EX

_A

UT

Hb

CL

AM

PU

P

VR

EF

AN

A2

(2:0

)

PR

ES

_S

EQ

_C

LK

(4:1

)

CL

AM

P_

CU

R_

AC

CA

S_

ID(4

:1)

CL

AM

P_

SE

Q_

CL

K(4

:1)

NU

L_

OK

CA

(7:0

)

INT

ER

LO

CK

SH

UT

_O

PE

N

LO

CK

_L

ED

+

LV

DT

2

LV

DT

1

CO

NF

2

CA

S_

TE

MP

b

GU

LP

b

+5

V

17

.1B

1.3

C

4.1

C

0

+5

V

AN

A1

(2:0

)

PU

RG

E_

INb

CA

S_

LO

Wb

5

T1

65

+5

V+

5V

16

.4B

D5

7BA

T5

4

2

3

T1

17

03

D5

5

+5

V

11

.4C

1

1.2

C

17

.1D

11

12

+5

V

T1

48

50

V

C3

41

00

nF

3

91

VS

S5

10

8V

SS

6

6

1.1

B

16

.4C

2

8.4

D

3

39XCLAMP_DN

118XCLAMP_SEQ_CLK_A

DA

NC

E

U1

7

AS

IC2

1V

DD

1

VDD268

85

VD

D3

132VDD4

37VDDA

7V

SS

1

27

VS

S2

VSS356

63VSS4

80

XC

OM

M_

DA

TA

7

58XCONF1

129VSS7

41VSSA

2X

AL

E

53XAN_TOP1

54XAN_TOP2

XAN_TOP355

62XCAS_ID1b

61XCAS_ID2b

60XCAS_ID3b

59XCAS_ID4b

XCAS_LOWb65

XCAS_TEMP66

XC

LA

MP

_A

C_

CU

Rb

86

XC

LA

MP

_B

D_

CU

Rb

87

10

3X

MO

TO

R_

RE

SE

Tb

10

2X

NU

LL

_S

TR

AIN

117XCLAMP_SEQ_CLK_B

116XCLAMP_SEQ_CLK_C

115XCLAMP_SEQ_CLK_D

33

XC

LA

MP

_U

P

22

XC

LO

CK

_8

03

2

97

XC

LO

CK

_E

Nb10

4X

CO

IL_

EN

b 73

XC

OM

M_

DA

TA

0

74

XC

OM

M_

DA

TA

1

75

XC

OM

M_

DA

TA

2

76

XC

OM

M_

DA

TA

3

77

XC

OM

M_

DA

TA

4

78

XC

OM

M_

DA

TA

5

79

XC

OM

M_

DA

TA

6

111XPRES_SEQ_CLK_D

35

XP

RE

_L

VD

T

57XCONF2

10

1X

DIR

1

99

XE

N_

CL

AM

P10

0X

EN

_P

RE

S

71XFLEX_AUTHb

XGULPb67

72XHS_CON

XHS_SDC69

40XINTERLOCK

44XLOCK_LED

42XLVDT1

43XLVDT2

XM

OT

OR

_C

LK

9098

XM

OT

OR

_O

Nb

20

XS

DC

_A

H1

1

23

XS

DC

_A

H1

2

70XNUL_OK

83

XN

VR

AM

_C

Sb

130XOSC_EN

93

XP

B_

SE

Lb1

05

XP

ICK

28

XP

ICK

_S

EN

12

9X

PIC

K_

SE

N2

30

XP

ICK

_S

EN

33

1X

PIC

K_

SE

N4

XP

RE

S_

AC

_C

UR

b8

8X

PR

ES

_B

D_

CU

Rb

89

114XPRES_SEQ_CLK_A

113XPRES_SEQ_CLK_B

112XPRES_SEQ_CLK_C

14

XS

DC

_W

Rb

94

XS

HU

TT

ER

_P

XPURGE_INb64

32

XP

UR

_O

VE

R

84

XR

ES

ET

_C

ON

10

7X

S0

10

6X

S1

11

XS

DC

_A

D0

10

XS

DC

_A

D1

9X

SD

C_

AD

2

8X

SD

C_

AD

3

6X

SD

C_

AD

4

5X

SD

C_

AD

5

4X

SD

C_

AD

6

3X

SD

C_

AD

7

19

XS

DC

_A

H1

0

125XSW_CFG6

126XSW_CFG7

24

XS

DC

_A

H1

32

5X

SD

C_

AH

14

26

XS

DC

_A

H1

5

17

XS

DC

_A

H8

18

XS

DC

_A

H9

137XSDC_AL0

138XSDC_AL1

139XSDC_AL2

140XSDC_AL3

141XSDC_AL4

142XSDC_AL5

143XSDC_AL6

144XSDC_AL7

12

XS

DC

_R

Db

49XTSEN5

50XTSEN6

109XSHUT_FWDb

36

XS

HU

T_

LO

CK

110XSHUT_ONb

38XSHUT_OPEN

96

XS

PE

ED

1 95

XS

PE

ED

2

92

XS

PE

ED

_R

ES

ET

b

1X

SP

IN_

P2

C4

119XSW_CFG0

120XSW_CFG1

121XSW_CFG2

122XSW_CFG3

123XSW_CFG4

124XSW_CFG5

135XT5LED

15

XT

AL

11

6X

TA

L2

133XTEST1

134XTEST2

13

XT

ES

T3

131XTEST_SE

127XTEST_SI

128XTEST_SO

136XTLED

45XTSEN1

46XTSEN2

47XTSEN3

48XTSEN4

51XTSEN7

52XTSEN8

81

XV

BA

TT

82

XV

OL

T_

DE

TE

CT

34

XV

RE

F

3

5K

11

R5

5

4K7

R131

1.1

C1

0.2

D

+5

V

3

0

7

2

0

11

.4D

T2

86

14

.4A

1

T1

30

1.2

B 1.3

A

5

T1

09 D.

MIL

NE

44

5-0

62

08

58

20

20

- 44

50

61

87

29

D.M

ILN

E

D4

6

16

/11

/95

DA

NC

E A

SIC

CO

NT

RO

L B

OA

RD

CU

RR

EN

CY

DIS

PE

NS

ER

T2

37

T1

T2

76

7

DM

56

XX

88

3

T3

28

7

+5V

13

T1

01

22

pF

C8

7

50

VT2

75

+5

V

T2

54

20

.1D

8.4

D

R103

4K7

T1

62

T3

8

T4

27

T4

87

3

T2

93

T2

39

0

1

1.2

B

T9

0

T4

71

1

T4

74

D5

4

7

T1

31

7

T3

61

T3

56

T4

76

T3

21

T2

7

2

T2

84

T3

89

T3

04

T3

18

T1

49

T3

27

T1

16

T4

44

T2

22

T3

55

T146

T3

48

T2

63

T1

36

3

7.2

B

11

.1B

T2

28

T1

19

T2

95

T1

2

1.2

D1

.2C

4

T1

22

T1

08

8.4

D

T1

29

1

T1

28

T1

26

17

.1C

4

8.4

D

T4

72

6

1.2

D1

.1C

5.4

A

T190

8

T1

71

1

4

T1

24

T4

63

1.1

D

9.4

C

1.2

C

T1

11

4.4

A

6

T1

10

+5

V

8.1

A

4

T3

97

2

2

06

4

Y2

24

MH

Z

15

pF

C8

2

50

V

1.2

B

10

.1D

15

.4D

15

.1D

1

.2C

T4

77

1

0

15

.4A

17

.1B

10

0R

R7

1

1.1

B

7.4

A

1.1

B

4

4

4

5

T1

72

43

2

14

+5V

5

6

18

.1C

2

T160

T1

33

1.3

D

3

16

.4B

4

5.4

B

+5

V

11

2

2

1

7.1

B

5.4

B

13

.4C

1

15

1

15

.4D

15

.1D

1

.2C

1.1

B

10

nF

C8

9

50

V

2

13

.4D

9

R1

22

47

R

1.2

D

5

10

T2

01

8.4

D

20

.1B

9.4

D

T1

64

4

T2

49

16

.4D

T1

34

T2

42

T2

02

0

8.4

D5

.4D

2.4

C 3

.4D

13

.4B

9.4

B

2

5

5

1.1

B

8.4

D

2

1

T1

18

T2

50

1

2

0 1

0

32

1.1

B

T3

16

10

0R

R7

0

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

Y

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

O

AT

&T

WH

ICH

IT

PE

RT

AIN

S (

C)

19

95

UN

IT

:N

AM

E

:

RE

VD

R N

UM

BE

RC

LA

SS

:

DA

TE

:

DE

VE

LO

PE

R :

3

B

IN W

RIT

ING

BY

AT

&T

IN

CO

NN

EC

TIO

NW

ITH

TH

E M

AN

UF

AC

TU

RE

, M

AIN

TE

NA

NC

E

34

D C A

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

8

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

T

CA

D

DA

TE

DM

NO

V 9

5

12

CD

RE

QD

SIZ

EN

EX

T A

SS

EM

BL

Y

SU

PE

RS

ED

ES

:

1

DR

AF

TS

MA

N :

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

, R

EP

RO

D-

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

D

DA

YT

ON

, O

HIO

, U

SA

2

SH

EE

T

O

F

AP

PR

OV

ED

:

B

A

AT

&T

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

S

DF

TS

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

S

4

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

O

A0

8D

R4

85

44

SU

PS

D B

Y

:

12.6-249


DECEMBER 2002


Single Pick Interface Board, Assembly

12.6-250DECEMBER 2002



Single Pick Interface Board, Schematic Diagram (Sheet 1 of 6)

P0_

OU

T

RXD

S0_

OU

TD

ISA

BLE

_OU

T-

PIC

K_O

UT

SE

N3_

INS0

SEN

1+

PIC

KA

RM

1+

TE

MP

_OU

T-

CA

S_

ID4

_O

UT

-C

AS

_ID

3_

OU

T-

SE

N4_

INTX

D

GU

LP-

CA

SLO

W_

IN-

TE

MP

_IN

-C

AS

_ID

4_

IN-

CA

S_

ID3

_IN

-C

AS

_ID

2_

IN-

CA

S_

ID1

_IN

-

SE

N1-

TEM

P1

CA

SLO

W1-

P1_

OU

TLE

D_O

N_O

UT

S1_

OU

TC

OIL

EN

D.

MIL

NE

5670

836

JUL

94

SE

N2_

IN

P1 CO

ILE

N

INT

1_P

RE

S-

TXD

1_O

UT

RX

D1_

IN

P0LE

DO

NG

ULP

-C

AS

LOW

_OU

T-

CA

S_

ID1

_O

UT

-C

AS

_ID

2_

OU

T-

RXD

TXD

PS

EN

4P

SEN

3P

SEN

2PS

EN1

PIC

KD

ISA

BLE

-S1

T13

CO

ILE

N1

LED

_PIC

K1+

GU

LP_F

EE

D

VLV

1_O

N-

PIC

KA

RM

_1

D.

MIL

NE

44

5-0

61

63

88

61

D.

MIL

NE

T11

CO

NN

EC

TO

RS

/ D

EC

OU

PL

ING

SIN

GL

E P

ICK

IN

TE

RF

AC

EC

UR

RE

NC

Y D

ISP

EN

SE

R

T12

T85

T4T2

T91.

3D

4.1B

T3

5.4B

6.1A

3.4D

2.4D

R34

150R

2.4D

6.4C

2.4B

T24

+5V

+5V

+2

4V

T33

5.1A

5.4C

5.4D

1.1D

T20

+24

V

4.1A

5.1B

+2

4V

+5V

6.1B

5.1C

5.1B

T27

T42

+24

V

4.1B

1.2D

6.1B

125V

FS1

1.0A

12

+12V

1.2D

6.1B

T17

6.1B

5.1D

5.4

C 6.

1C

+24

V

5.4B

5.1C

+5V

4.4

D 6.

4A

T71

4.4

D 6.

4B

4.4

D 6.

4A

5.4D

2.1B

T37

5.1D

2.4

C

2.1C

4.4B

2.1B

1.3D

5.

1C5.

1C3.

1C

1.4D

4.4

B

4.4

D 6.

4B

12

3.1C

4.1B

+5V

2.1D 6.

4C

4.1B

4.1B

T29

2627

5.4A

+12V

J11

1011

40

5 1314

1516

1718

19

2 2021

2223

2425

5.4C

28293

3031

3233

3435

3637

3839

4

J21

1011

67

89

4.4

D 6.

4B

T40

67

89

6.4C

2.1D

6.1A

5.1D

2.4

C

2.1C

T35

1213

1415

1623

45

23

45

67

89

T105

4.4B

1.1D

5.4D

5.4C

+24

V

3.1C

1.4D

5.4

D

J3 NOP

1

10

1

1011

1213

1415

1617

1819

+2

4V

4.4

D 6.

4B

2223

2425

2627

28293

3031

3233

J4

3536

3738

39

4 40

56

78

9

2 2021

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

08D

R45

420

SU

PE

RS

EDE

S:

AC

LA

SS

:

AN

D A

CTU

ATO

RS

INTE

RFA

CE

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

S

23

DA

TE

:

3

AT

&T

NE

XT

AS

SE

MB

LY

D C B

IN W

RIT

ING

BY

AT

&T

IN

CO

NN

EC

TIO

NW

ITH

TH

E M

AN

UF

AC

TU

RE

, MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

OW

HIC

H I

T P

ER

TA

INS

(C

) 1

99

4

BU

S O

UT

PU

T

1

AT

&T

INT

EL

LE

CT

UA

L P

RO

PE

RT

Y A

ND

IS

4

DR

AF

TS

MA

N :

INT

ELL

IGE

NT

CA

SS

ETT

E

( T

o C

on

tro

l B

oa

rd o

r n

ex

t P

ick

In

terf

ac

e)

BU

S

INP

UT

34

DR

NU

MB

ER

D.L

.M.

1A

T&

T G

LO

BA

L IN

FO

RM

AT

ION

SO

LUT

ION

S C

OM

PA

NY

DA

YT

ON

, OH

IO,

US

A

DE

VE

LOP

ER

:

B

SU

PS

D B

Y

:A

PP

RO

VE

D

:

24

REQ

D

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

OB

E T

RE

AT

ED

AS

ST

RIC

TL

Y C

ON

FID

EN

TIA

LA

ND

IS

NO

T T

O B

E D

ISC

LO

SE

D,

RE

PR

OD

-U

CE

D O

R U

SE

D E

XC

EP

T A

S A

UT

HO

RIZ

ED

( F

rom

ne

xt

Pic

k I

nte

rfa

ce

)

C

REVA

SEN

SOR

S

CAD

UN

IT

:N

AM

E

:

GLO

BA

L IN

FO

RM

AT

ION

SO

LUT

ION

S

D

DFT

SO

CT

94

A

SIZ

E

DAT

E

SHE

ETOF

12.6-251


DECEMBER 2002



P0

CO

ILE

N1

CO

ILE

N0RR1

7

S1

P0_

OU

T

SEL1

S0

S0

SE

L1-

P1P

1_O

UT

S1

T91

1.2

D 1

.3D

1.4B

T31

1.2

D 2.4

C 5.

1D

T100

44

5-0

61

63

88

D.

MIL

NE

5.1D

2.1

C

1.1D

+5

V

& U4

74L

S09

12 1311

T83

5.1D

2.1

C

1.2

D

T63

CU

RR

EN

CY

DIS

PE

NS

ER

DO

UB

LE

PIC

K I

NT

ER

FA

CE

BO

AR

D A

DD

RE

SS

DE

CO

DE

JU

L 9

4 836

567

0

D.M

ILN

ED

. M

ILN

E

26

1.1D

2.4

C 5.

1D

T79

R46

10K

12

4.1C

T72

108

+5V

T86

T80

4K7

R47

=1

74

LS3

2

U9&9

56

+5

V

10K

R44

1

T84

1.4D

1.3D

U6

74L

S86

4

=1 U6

74LS

86

12 1311

=1 U6

74L

S86

2 1

2

4K7

3

+5V

1.2D

1.1D

T78

74L

S86

U6

NOP

=19 10

8

R45

3.1C

74

LS3

2

U9112 13

11

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

, R

EP

RO

D-

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

DIN

WR

ITIN

G B

Y A

T&

T I

N C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

AT

&T

INV

ER

TE

R

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

S

INV

ER

TER

NA

ME

:

08

DR

45

420

D.L

.M.

OC

T 9

4

23

4

AD

ABCD

REV

R16

0R

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

OW

HIC

H I

T P

ER

TA

INS

(C

) 1

99

4A

T&

T G

LO

BA

L IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

YD

AY

TO

N,

OH

IO,

US

A

SIZ

E

CL

AS

S

:

4

A

B

DR

NU

MB

ER

DFT

S

112

3N

EX

T A

SS

EM

BLY

DAT

EC

HA

NG

ES

: (

A)

INIT

IAL

RE

LE

AS

E

CAD

UN

IT

:

REQ

D

DA

TE

:

DR

AF

TS

MA

N :

DE

VE

LOP

ER

:A

PP

RO

VE

D

:S

UP

SD

BY

:

SU

PE

RS

ED

ES

:

C

AT

&T

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

ST

HE

PR

OP

ER

TY

OF

AT

&T

GIS

. IT

IS

TO

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

SH

EET

OF

12.6-252DECEMBER 2002




+5V

DIS

AB

LE

-

PIC

KA

RM

_1

SEL1

PIC

K

D1M

UR

S12

0T3 AK

T90

VL

V1_

ON

-

T52

R18

1K

T51

4K7

R65

Q2

4K7

R66

T92

74

LS

32

U914 5

6

4 5

6

MT

D30

55R

L

D

G

S

T93

R

T38

& U4

74L

S0

9

9

1.1B

+12

V

T39

74LS

109

U3

S J CK K

2

R41

5K11

121410

151311

R6

20K

12

50V

C7

10nF

1U

3

74LS

109

426

135

1.1B

+5

V

R42

3K3

12

Q1 MT

D30

55

NO

P

RKCKJS

+5

V

LM33

9

U1N

/#+V

3

-V12

7

14

+5V

+5

V

100RR14

D

G

S

T87

T60

9 8

R7

5K11

12

& U4

74L

S09

9 108

+5V

T76+

5V

T70

5K11

R15

R40

5K11

5K11

R48

180K

R5

& U4

74L

S09

1 23

T77

D.M

ILN

E

44

5-0

61

63

88

63

D.M

ILN

ED

.MIL

NE

56

70

836

JU

L 9

4

PIC

K S

OL

EN

OID

CO

NT

RO

LS

ING

LE

PIC

K I

NT

ER

FA

CE

CU

RR

EN

CY

DIS

PE

NS

ER

+2

4V

R19

5K11

12

+5

V1

2

+5V

1.1D

5.

1C

T50

1.1D

5.

1C

5K11R11

12

T89

U9

74

LS

321 2

3

T48

T81

2.4B

T55

+5

V

1

T68

T56

5K11

R43

T69

T66

T73

SMT

D.L

.M.

NA

ME

:

23

C

DA

TED

FTS

4

ABCD

REQ

DS

IZE

CA

D

DR

NU

MB

ER

IN W

RIT

ING

BY

AT

&T

IN

CO

NN

EC

TIO

NW

ITH

TH

E M

AN

UF

AC

TU

RE

, MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

O

NE

XT

AS

SE

MB

LY

CL

AS

S

:

T53

DA

TE

:

UN

IT

:D

RA

FT

SM

AN

:

AP

PR

OV

ED

:

SU

PS

D B

Y

:S

UP

ER

SE

DE

S:

D

12

3

PTH

OC

T 9

4

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

1

REV

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

, R

EP

RO

D-

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

D

WH

ICH

IT

PE

RT

AIN

S (

C)

19

94

AT

&T

GLO

BA

L IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

YD

AY

TO

N,

OH

IO,

US

A

AT

&T

GL

OB

AL

INF

OR

MA

TIO

N S

OL

UT

ION

S

4

A0

8D

R45

42

0

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

SA

T&

T I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y A

ND

IS

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

O

AB

DE

VE

LO

PE

R :

SHE

ET

OF

12.6-253


DECEMBER 2002



CA

SLO

W1-

CA

S_

ID1

_O

UT

-C

AS

_ID

2_

OU

T-

CA

S_

ID3

_O

UT

-C

AS

_ID

4_

OU

T-

TX

D1_

OU

T

TE

MP

_OU

T-

CA

SL

OW

_OU

T-

TEM

P1

TXD

SW

_RE

ED

SW1

12

1.1D

6.4

A

1.4

D

RX

D1_

IN

INT

1_

PR

ES

-

SE

L1-

RXD

T88

1.1D

T36

T49

+V

12-V

5 4

R2

10K

12

T57

+5V

/#N

U1LM

339

3

12

1.1D

6.4

A

2T

67

1.1D

6.4

B

T59

4K7

R37

+5V

+5V

180KR1R20

180K

12

LM33

9U1

N/#

+V3

-V12

1110

13

T34

T65

T61

12

T30

NO

P10

0R

+5

V

+12V

R62

10K

2

5%R22

180K

+12V

5K11

R63

5K11R3

R4

12

1%R23

10K

1

12+

5V

1.2D

1.3

D

+5

V+

5V

+5V

1.3B

R64

5K11

12

1.3B

5K11

R61

ENU

5

74

LS

24

4

2 4 6 8

1.4B

1.1D

6.4

B

1

74

LS

24

4

U5

EN

11 13

1.1D

6.4

B

+5

V

7 5 3

19

CU

RR

EN

CY

DIS

PE

NS

ER

SIN

GL

E P

ICK

IN

TE

RF

AC

EC

AS

SE

TT

E D

AT

A B

US

JUL

94 83

6

567

0

D.

MIL

NE

D.

MIL

NE

18 16 14 12

SW

3

SW

_RE

ED

12

1.1B

+5V

15 17

96.

4B

SW

4

SW

_RE

ED

12

+5

V+

5V

46

44

5-0

61

63

88

D.

MIL

NE

SW

_RE

ED

SW

21

2

R36

5K11

12

1.1D

10K

R24 1%

12

R21

5K11

12 2

5K11

R38

12

T64

12

2.4C

1.1B

+5V

R39

5K11

1

DFT

S

B

NA

ME

:

REV

DR

AF

TS

MA

N :

DA

TE

:

AP

PR

OV

ED

:

DA

TEC

HA

NG

ES

: (

A)

INIT

IAL

RE

LE

AS

E

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

OW

HIC

H I

T P

ER

TA

INS

(C

) 1

99

4

08

DR

45

42

0D.L

.M.

OC

T 9

4

12

INV

ER

TE

R

REQ

DS

IZE

DR

NU

MB

ER

NE

XT

AS

SE

MB

LY

D5K

11R

35

C

34

SU

PS

D B

Y

:

AB

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

DIN

WR

ITIN

G B

Y A

T&

T I

N C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

DE

VE

LOP

ER

:

4

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

YD

AY

TO

N,

OH

IO,

US

A

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

SC

LA

SS

:

SU

PE

RS

ED

ES

:C

AD

AT

&T

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

S

UN

IT

:

12

C A

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

OB

E T

RE

AT

ED

AS

ST

RIC

TL

Y C

ON

FID

EN

TIA

LA

ND

IS

NO

T T

O B

E D

ISC

LO

SE

D,

RE

PR

OD

-

3

A

D

SH

EE

TO

F

12.6-254DECEMBER 2002




PSE

N4

SE

N1-

GU

LP-

S1_

OU

T

PSEN

1

T1

LED

_ON

_OU

T

GU

LP_F

EE

D

S1 S0

PSE

N2

SE

N3_

IN

SE

N4_

IN

S0_

OU

T

DIS

AB

LE_

OU

T-

PIC

K_O

UT

PSE

N3

10K

R67

12+

5V

DIS

AB

LE

-

PIC

K

LED

ON

SE

N2_

IN

T15

T28

1.4D

1.3D

T10

10K

R49

12

T41

1.4D

1.4D

T5

T7

+5V

+5V

+5V

T16

1.3D

T104

+5V

+5V

+5V

+12V

1.1B

+5V

T58

10nF

C3 50V

1 2

T82

1.2D

T103

R70

4K7

1.1D

+5V

1.1B

12R

504K

7 12

+12V

1.3D

1.2D

T14

T26

1

1.4D

4K7

R52

12

NU

2LM

324

4+V

11-V

12 1314

+5V

4K7

R54

122

1.1D

T102

7407

U7

R71

4K71

98

1.3D

6.1C

R69 10K

1.4D

1.1

D

2.4C

2.1C

1.

1D 3.

1C1.

1D

10K

R53

12

+V4

-V11

3 2

1

1.2D

2

T6

12

2.4C

2.1C

1.2D

3.1C

1.1D

LM32

4U

2N

1 2

+5V

+5V

20K

R29

R68

4K7

2

50V

C4 10nF

1 250V

C9 10nF

4K7

R72

12

+12V

LM32

4U

2N

1

+V4

-V11

10 98

+12V

NU

2LM

324

4

R51

10K

+V

11-V

5 67

10nF

C12

50V

56

1 2

T74

D.

MIL

NE

44

5-0

61

63

88

65

D.

MIL

NE

D.

MIL

NE

5670

12

U77407

U77407

50V

C16

10nF

1 2

T101

7407

U7

836

JUL

94

SEN

SO

RS

SIN

GL

E P

ICK

IN

TE

RF

AC

EC

UR

RE

NC

Y D

ISP

EN

SE

R

T75

U77407

12

1110

1312

T8

34

NA

ME

:

2

08D

R4

5420

D.L

.M.

OC

T 9

4D

R N

UM

BE

RDFT

SD

ATE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

4

AB

2

DA

TE

:

DR

AF

TSM

AN

:

D

REV

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

YD

AY

TO

N,

OH

IO,

US

A

AT

&T

GL

OB

AL

INF

OR

MA

TIO

N S

OLU

TIO

NS

U77407

C

UN

IT

:D

EV

ELO

PE

R :

AP

PR

OV

ED

:

BC

3

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

OW

HIC

H I

T P

ER

TA

INS

(C

) 1

99

4

4

1

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

SA

T&

T I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y A

ND

IS

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

OB

E T

RE

AT

ED

AS

ST

RIC

TL

Y C

ON

FID

EN

TIA

LA

ND

IS

NO

T T

O B

E D

ISC

LO

SE

D,

RE

PR

OD

-U

CE

D O

R U

SE

D E

XC

EP

T A

S A

UT

HO

RIZ

ED

IN W

RIT

ING

BY

AT

&T

IN

CO

NN

EC

TIO

N

NE

XT

AS

SE

MB

LY D

SIZ

E

CL

AS

S

:

1

A

REQ

D

CAD

SU

PS

D B

Y

:S

UPE

RSE

DES

:

3

A

SH

EET

OF

12.6-255


DECEMBER 2002



CA

S_

ID1

_O

UT

-

CA

S_

ID2

_O

UT

-

CA

S_

ID3

_O

UT

-

CA

S_

ID4

_O

UT

-

TE

MP

_OU

T-

CA

S_

ID1

_IN

-

CA

S_

ID2

_IN

-

CA

S_

ID3

_IN

-

CA

S_

ID4

_IN

-

TE

MP

_IN

-

16V

C19

10uF

1

PIC

KA

RM

1+

CA

SL

OW

_O

UT

-

LED

_ON

_OU

T

LE

D_P

ICK

1+

SEN

1+

CA

SL

OW

_IN

-

+12

V

50V

C6

100n

F1 2

50V

C15

100n

F1 2

100n

FC

22

50V

22

1 2

R13

220R

50V

C10

R60

10K

100n

F1 2

50V

C13

100n

F1

100n

FC1

1

50V

100n

FC

21

50V

1 2

+5

V

12

10K

R56

12R

7610

K12

1 2

+5

V

1.3D

5.4

C

+5

V

1.2B

+5V

T98

8

220R

R32

T44

1.4C

1 2

+12V

74

07

U8

9

R26 1K

100n

FC1

7

50V

T43

T45

1.4C

1.2B

R31 1K

T23

100n

FC

20

50V

1 2

T99

R74

10K

1

+12

V

2

220R

R33

4.4

D 1.1D

+12V

10K

R58

12

T21

R27

5K11

+5

V

+5V

+12V

5K11

R25

3K3

R30

180K

R28

12

1 2

T19

4.4

D 1.1D

T62

T47

100n

FC

8

50V

T32

T54

+5V

1 210

0nF

C5

50V

216

V

C2

10uF

1 222

uFC

18

16V

220R

R12

+5

V

T18

1

+5V

47uF

C1 63V

1 2

T22

250

V

C14

100n

F1 2

+2

4V

T46

50V

C23

100n

F1

12+

5V

10K

R73

12

560R

R8

U8

74

07

4.4

D 1.1D

R77

10K

R57

10K

10K

R59

12

T96

34

T97

1.1D

U8

74

07

11

12

1.4C

T94

10K

R78

R9

560R

4.4

D

R55

10K

12

74

07

10

1.4C

1312

74

07

U8

56

12

T95

+5V

+5V

4.4

D 1.1D

U8

R10

1K 12

74

07

U8

12

+5V

R75

2N

390

6Q3

4.4

D 1.1D

CU

RR

EN

CY

DIS

PE

NS

ER

SIN

GL

E P

ICK

IN

TE

RF

AC

EL

ED

/ B

US

DR

IVE

RS

JU

L 9

4 836

56

70

LM33

9U1

N/#

D.

MIL

NE

D.

MIL

NE

66

44

5-0

61

63

88

D.

MIL

NE

1.4C

1.4C

1.2B

10K

6

1

+12V

+5

V

12

T25

08

DR

454

20

23

AC

CL

AS

S

:

CA

D

AT

&T

GL

OB

AL

INF

OR

MA

TIO

N S

OL

UT

ION

S

REQ

DS

IZE

DA

TE

:

B

SU

PS

D B

Y

:

UN

IT

:D

RA

FT

SM

AN

:

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

SA

T&

T I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y A

ND

IS

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

OB

E T

RE

AT

ED

AS

ST

RIC

TL

Y C

ON

FID

EN

TIA

LA

ND

IS

NO

T T

O B

E D

ISC

LO

SE

D,

RE

PR

OD

-

+V3

-V12

7

4

AD

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

DIN

WR

ITIN

G B

Y A

T&

T I

N C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

D

NA

ME

:

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

OW

HIC

H IT

PE

RT

AIN

S (

C)

19

94

NE

XT

AS

SE

MB

LY B

AT

&T

GLO

BA

L I

NF

OR

MA

TIO

N S

OLU

TIO

NS

CO

MP

AN

YD

AY

TO

N, O

HIO

, US

A

DE

VE

LOP

ER

:

DA

TEC

HA

NG

ES

: (

A)

INIT

IAL

RE

LE

AS

E

12

34

D.L

.M.

OC

T 9

4

SU

PE

RS

ED

ES

:

REV

1

AP

PR

OV

ED

:

C

DR

NU

MB

ER

DFT

SA

SHE

ET

OF

12.6-256DECEMBER 2002



Double Pick Interface Board, Assembly Front

12.6-257


DECEMBER 2002


Double Pick Interface Board, Assembly Rear

12.6-258DECEMBER 2002



Double Pick Interface Board, Schematic Diagram (Sheet 1 of 8)

TX

D

GU

LP

-

CA

SL

OW

_IN

-

TE

MP

_IN

-

CA

S_

ID4_

IN-

CA

S_

ID3_

IN-

CA

S_

ID2_

IN-

CA

S_

ID1_

IN-

P1

_OU

T

LE

D_

ON

_O

UT

S1

_O

UT

CO

ILE

N

P0_

OU

T

RX

D

S0_

OU

T

DIS

AB

LE

_OU

T-

PIC

K_

OU

T

SE

N4

_IN

CO

ILE

ND

ISA

BL

E-

S1

S0

P1

PIC

KA

RM

_1+

SE

N2

+

PIC

KA

RM

_2

+

TE

MP

_OU

T-

CA

S_I

D4

_O

UT

-

CA

S_I

D3

_O

UT

-

CA

S_I

D2

_O

UT

-

TE

MP

1

CA

SL

OW

1-

PIC

KA

RM

_1

GU

LP

_F

EE

D

SE

N2

-

TE

MP

2

CA

SL

OW

2-

PIC

KA

RM

_2

LE

D_

PIC

K1+

SE

N1

+S

EN

1-

2

LE

D_P

ICK

AR

M1+

LE

D_P

ICK

2+

LE

D_P

ICK

AR

M2+

VL

V1

_ON

-

VL

V2

_ON

-

P0

LE

DO

NG

UL

P-

CA

SL

OW

_O

UT

-

CA

S_I

D1

_O

UT

-

SE

N3

_IN

RX

D

TX

DP

SE

N4

PS

EN

3P

SE

N2

PS

EN

1P

ICK

TE

ST

PO

INT

_P

AD

CU

RR

EN

CY

DIS

PE

NS

ER

DO

UB

LE

PIC

K I

NT

ER

FA

CE

CO

NN

EC

TO

RS

/ D

EC

OU

PL

ING

+2

4V

100

nFC

16

50V

1

50

V

1 2

T3

9

Tes

tpoi

nt_P

ad

T18

+5

V

T4

JUN

94

83

3

56

70

D. M

ILN

ED

. MIL

NE

18

44

5-0

61

60

25

D. M

ILN

E

10

0nF

C19

16V

C4

10u

F1 2

R9

01

50R

T8

TE

ST

PO

INT

_P

AD

TE

ST

PO

INT

_P

AD

TE

ST

PO

INT

_P

AD

100

nFC

7

50V

1

T1

05

10

0nF

C23

50

V

1 2

T6

50

V

C10

10

0nF

1 2

250

V

C20

100n

F1 2

T90

TE

ST

PO

INT

_P

AD

TE

ST

PO

INT

_P

AD

T1

TE

ST

PO

INT

_P

AD

T14

7

TE

ST

PO

INT

_P

AD

T1

3

T2

9

Tes

tpoi

nt_P

ad

T2

4

TE

ST

PO

INT

_P

AD

TE

ST

PO

INT

_P

AD

100

nF

C2

1

50V

1 2

+5

V

+24

V

TE

ST

PO

INT

_P

AD

T1

18

TE

ST

PO

INT

_P

AD

T5

6

TE

ST

PO

INT

_P

AD

16V

C2

61

0uF

1 2

T1

2

T51

TE

ST

PO

INT

_P

AD

50V

C22

100n

F1 2

T97

+5V

T1

34

TE

ST

PO

INT

_P

AD

1 2

+12

V

+24

V

+24

V

T26

TE

ST

PO

INT

_P

AD

100

nF

C1

1

50V

T10

6

TE

ST

PO

INT

_P

AD

T1

42

1 2

+5

V

T44

TE

ST

PO

INT

_P

AD

TE

ST

PO

INT

_P

AD T9

TE

ST

PO

INT

_P

AD

50

V

C6

10

0nF

T7

6

TE

ST

PO

INT

_P

AD

T50 T

3

TE

ST

PO

INT

_P

AD

T11

TE

ST

PO

INT

_P

AD

T1

30

+1

2V

T45

TE

ST

PO

INT

_P

AD

TE

ST

PO

INT

_P

AD

T1

0

TE

ST

PO

INT

_P

AD

T1

51

TE

ST

PO

INT

_P

AD

T2

3

TE

ST

PO

INT

_P

AD

T1

20

TE

ST

PO

INT

_P

AD

TE

ST

PO

INT

_P

AD

T11

6

TE

ST

PO

INT

_P

AD

T7

+2

4V

+24

V

50V

C25

100n

F

T1

4

1 2

J1

1

10

11

12

131

4

151

6

171

8

19

2 20

21

22

23

24

25

26

27

28

293

30

31

32

33

34

35

36

37

38

39

4 40

56

1378

9

T5

TE

ST

PO

INT

_P

AD

1.0

AFS

1 12

5V

27

28

12

J5

1

10

11

12

+5

V

14

151

6

171

8

19

2 20

21

22

23

24

25

26

10

11

12

13

293

304

56

78

9

232

4

252

6

272

8

J2

1

38

39

4 40

56 14

15

16

17

18

19

2 20

21

22

1 2

293

30

31

32

333

4

353

6

37

50

V

C18

10

0nF

78

9

47

uFC

5

63

V

+1

2V

100

nF

C1

4

50V

50

V

C12

10

0nF

1 2

150

RR

91

22

uFC

11 2

1 2

T60

TE

ST

PO

INT

_P

AD

1 2

1 2

T31

TE

ST

PO

INT

_P

AD

16

V

T14

1

TE

ST

PO

INT

_P

AD

T2

100

nFC

13

50V

T2

5

TE

ST

PO

INT

_P

AD

T1

23

TE

ST

PO

INT

_P

AD

UN

IT

:

BU

S

INP

UT

[5.C

4]

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

SA

T&

T I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y A

ND

IS

08

DR

45

42

0

DA

TE

:

[6.B

1]

[5.D

4]

[2.D

4]

D

[3.C

1]

[4.B

1]

1

SH

EE

T

O

FC

AD

[1.D

1]

[4.C

4]

AP

PR

OV

ED

:

[3.D

1]

[3.D

4]

[5.B

4]

[5.C

1]

[5.A

1]

B0

8D

R4

72

09

DM

FE

B 9

5

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

[6.A

4]

[6.B

4]

TE

ST

PO

INT

_P

AD

DR

NU

MB

ER

D

A

[5.C

1]

[4.C

1]

[4.D

4]

[4.C

4]

A

[1.D

1]

( F

rom

Sec

ond

Do

ub

le P

ick

)

NA

ME

:

[6.C

4]

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

Y

DA

YT

ON

, O

HIO

, U

SA

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

12

[4.A

1]

AN

D A

CT

UA

TO

RS

[2.D

1]

[6.B

1]

34

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

OB

E T

RE

AT

ED

AS

ST

RIC

TL

Y C

ON

FID

EN

TIA

L

[7.C

1]

[6.D

4]

[6.C

4]

[6.C

1]

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

OW

HIC

H I

T P

ER

TA

INS

(C

) 1

99

4

SIZ

E

[6.C

1]

D.L

.M.

DF

TS

OC

T 9

4

SE

NS

OR

S

[2.D

1]

NE

XT

AS

SE

MB

LY

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

, R

EP

RO

D-

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

DIN

WR

ITIN

G B

Y A

T&

T I

N C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

34

SU

PE

RS

ED

ES

:

[6.C

1]

[6.B

1]

[6.B

4]

[1.D

4]

[5.D

4]

[5.C

4]

2

[5.B

4]

[2.C

1]

( T

o C

on

tro

l B

oar

d o

r F

irst

Do

ub

le P

ick

)

[5.D

1]

[5.B

1]

[6.B

1]

RE

QD

[3.B

1]

[3.B

4]

[6.A

1]

[1.D

3]

[1.D

3]

SU

PS

D B

Y

:

C

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

BC

[6.B

4]

RE

V

[6.B

4]

[5.D

4]

[4.C

1]

[5.C

4]

[6.B

1]

[4.D

4]

B

CL

AS

S

:

[6.D

4]

[4.D

4]

[6.B

4]

[4.D

4]

[4.D

4]

DA

TE

A

[4.D

4]

[3.C

1]

BU

S

OU

TP

UT

[1.D

4]

[5.A

4]

[4.C

1]

[6.C

1]

[2.C

1]

12.6-259


DECEMBER 2002



SE

L1

P0

P1

SE

L2

-

S0

S0

S1

S1

P1

_O

UT

SE

L2

P0

_O

UT

SE

L1

-

R2

44

K7

U5

74

06

12

R9

84

K7

+5

V

+5

V

12

+5

V

+5

V

4K

7R

16

T1

26

TE

ST

PO

INT

_P

AD

74

LS

86

U3

+5

V

10

KR

28

T7

5T

ES

TP

OIN

T_

PA

D

+5

V

T7

0T

ES

TP

OIN

T_

PA

D4 5

6

74

LS

86

U3

=1

=1

9 10

8

11

T9

9T

ES

TP

OIN

T_

PA

D

74

LS

86

U3

=1

TE

ST

PO

INT

_P

AD

T6

8

TE

ST

PO

INT

_P

AD

12

13

TE

ST

PO

INT

_P

AD

T8

0

TE

ST

PO

INT

_P

AD

T8

2

74

LS

32

U4&

2 1

3

T7

1

T1

25

TE

ST

PO

INT

_P

AD

U5

74

06

56

1 U4

74

LS

32

TE

ST

PO

INT

_P

AD

12

13

11

T1

48

TE

ST

PO

INT

_P

AD

& U4

74

LS

32

T7

4T

ES

TP

OIN

T_

PA

D

T9

65 4

T6

9T

ES

TP

OIN

T_

PA

D

4K

7R

89

9 10

8

1 U4

74

LS

32

13

12

6

T1

00

TE

ST

PO

INT

_P

AD

74

06

U5

98

D.

MIL

NE

44

5-0

61

60

25

82

U5

74

06

CU

RR

EN

CY

DIS

PE

NS

ER

R1

41

0K

12

DR

NU

MB

ER

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

SA

T&

T I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y A

ND

IS

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

OB

E T

RE

AT

ED

AS

ST

RIC

TL

Y C

ON

FID

EN

TIA

L

74

LS

86

U3

=1

2 1

3

D.

MIL

NE

D.M

ILN

E

56

70

83

3

JUN

94

BO

AR

D A

DD

RE

SS

DE

CO

DE

DO

UB

LE

PIC

K I

NT

ER

FA

CE

[5.C

1]

[3.A

1]

[7

.C1

]

[4.C

1] DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

4

1

A

RE

V

UN

IT

:

3

CA

D

2

BC

B0

8D

R4

72

09

DM

FE

B 9

5

SU

PE

RS

ED

ES

:

OC

T 9

4

AP

PR

OV

ED

:

CL

AS

S

:

DA

TE

:

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

D.L

.M.

AD

SH

EE

T

O

F

08D

R4

54

20

[3.C

1]

[7

.C1

]

A

B

SU

PS

D B

Y

:

C

NA

ME

:

D

[1.D

1]

[1.D

1]

[1.D

2]

[1.D

2]

[1.D

4]

[1.D

3]

[4.D

1]

RE

QD

SIZ

E

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

, R

EP

RO

D-

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

DIN

WR

ITIN

G B

Y A

T&

T I

N C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

OW

HIC

H I

T P

ER

TA

INS

(C

) 1

99

4

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

Y

12

3

NE

XT

AS

SE

MB

LY

4

DA

YT

ON

, O

HIO

, U

SA

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

DF

TS[5

.C1

]

12.6-260DECEMBER 2002




SE

L2PIC

K

SE

L1

VL

V1

_O

N-

TE

ST

PO

INT

_P

AD

T9

5

TE

ST

PO

INT

_P

AD

PIC

KA

RM

_2

PIC

KA

RM

_1

VL

V1

_O

N

VL

V2

_ON

-

DIS

AB

LE

-

VL

V2

_O

N

T3

6

TE

ST

PO

INT

_P

AD

T1

12

20

K12

T1

10

TE

ST

PO

INT

_P

AD

+1

2V

T3

2

TE

ST

PO

INT

_P

AD

+2

4V

T1

04

R3

8

R9

2T

ES

TP

OIN

T_

PA

D

+5

V

T5

7

TE

ST

PO

INT

_P

AD

T1

32

( )9

CO

M

TE

ST

PO

INT

_P

AD

R9

43

K3

12

5K

11

R3

55

K1

1

U1

2

MC

14

13

6

11

4K

7

+2

4V

5K

11

R3

2

1 2

3T

11

5

TE

ST

PO

INT

_P

AD

4

6

+5

V

R5

0

12

& U1

1

74

LS

09

10

( )9

CO

M

MC

14

13

U1

2

+5

V

& U1

1

74L

S0

95

3

14

( )9

CO

M

U1

2

MC

14

13

7

TE

ST

PO

INT

_P

AD

R9

71

K12

5

12

CO

M9

( )

U1

2

MC

14

13

T5

5

TE

ST

PO

INT

_P

AD

+5

V

&

U1

3

74

LS

09

T8

7

13

11

4K

7R

93

12

+5

V

T1

9T

ES

TP

OIN

T_

PA

D

+5

V

12

R5

14

K7

12

18

0K

R3

71

2

T8

4

74

LS

09

U1

3

&1 2

3

6

+5

V

74

LS

09

U1

3

&9 10

8

/#

NU

7

LM

33

9T

ES

TP

OIN

T_

PA

D

+5

V

74

LS

09

U1

3

&4

5

J

CK

K R

4

20

KR

34

12

3K

3R

64

3+

V

12

-V

11

10

13

74

LS

10

9 U9

S

10

nF

1 2

2

6

135

7

J

CK

K R

12

14

10

12

50

V

C2

4

4K

7R

63

1

74

LS

10

9 U9

S

TE

ST

PO

INT

_P

AD

+1

2V

R9

94

K7

15

1311

9

R3

3

18

0K

12

2

T1

03

R6

54

K7

12

1K

R1

00

12

12

+2

4V

4K

7R

66

12

+5

V

TE

ST

PO

INT

_P

AD

R3

65

K1

1

CU

RR

EN

CY

DIS

PE

NS

ER

DO

UB

LE

PIC

K I

NT

ER

FA

CE

PIC

K S

OL

EN

OID

CO

NT

RO

L

JUN

94

83

3

56

70

D.M

ILN

E

D.M

ILN

E

T7

3

38

44

5-0

61

60

25

D.M

ILN

E

+5

V

+5

V

+5V

T1

07

T2

7+2

4V

T1

43

TE

ST

PO

INT

_P

AD

+5

VT

15T

ES

TP

OIN

T_

PA

D

TE

ST

PO

INT

_P

AD

T1

28

TE

ST

PO

INT

_P

AD

1 2

/#

NU

7

LM

33

9

TE

ST

PO

INT

_P

AD

T1

29

TE

ST

PO

INT

_P

AD RE

V

4

D3

+V

12

-V

9

8

14

10n

FC

15

50

V 12

3

CD

[1.B

1]

2.C

4]

[1.D

1]

B08

DR

47

20

9D

MF

EB

95

CA

D

DR

NU

MB

ER

DF

TS

DA

TE

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

, R

EP

RO

D-

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

DIN

WR

ITIN

G B

Y A

T&

T I

N C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

OW

HIC

H I

T P

ER

TA

INS

(C

) 1

99

4

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

Y

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

OC

T 9

4

[8.C

1]

[1.B

1]

12

3

AC

A0

8D

R4

54

20[1

.B1]

4

UN

IT

:

NA

ME

:

D.L

.M.

A

DA

YT

ON

, O

HIO

, U

SA

AT

&T

DE

VE

LO

PE

R :

[2.B

4]

RE

QD

SIZ

E

[1.B

1]

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

SA

T&

T I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y A

ND

IS

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

O

[1.D

1]

CL

AS

S

:

DA

TE

:

BB

DR

AF

TS

MA

N :

AP

PR

OV

ED

:

SU

PS

D B

Y

:

[8.B

1]

NE

XT

AS

SE

MB

LY

SU

PE

RS

ED

ES

:

SH

EE

T

O

F

12.6-261


DECEMBER 2002



SE

L1

-

TE

MP

1

SE

L2

-

TE

MP

2T

XD

2_

OU

T

TE

MP

_O

UT

-

CA

SL

OW

_O

UT

-

TX

D1

_O

UT

CA

S_

ID1

_O

UT

-

CA

S_

ID2

_O

UT

-

CA

S_

ID3

_O

UT

-

CA

S_

ID4

_O

UT

-

12

T1

39

RX

D1

_IN

INT

1_

PR

ES

-

INT

2_

PR

ES

-

RX

D2

_IN

TX

D

RX

D

CA

SL

OW

1-

CA

SL

OW

2-

Tes

tpo

int_

Pad

T1

40

4K

7R

30

74

06

U5

34

TE

ST

PO

INT

_P

AD

+5

V

T1

6

2

R2

24

K7

12

TE

ST

PO

INT

_P

AD

SW

_R

EE

D

SW

11

2

T2

1

SW

_R

EE

D

SW

21

+5

V

+5

V

U5

74

06

11

10

+5

V

+5

V

T1

27

TE

ST

PO

INT

_P

AD

R4

7

18

0K

TE

ST

PO

INT

_P

AD

R1

7

12

R2

34

K7

T3

7

/#

TE

ST

PO

INT

_P

AD

T9

3

TE

ST

PO

INT

_P

AD

+5

V

4K

7

SW

4

SW

_R

EE

D

T3

5

TE

ST

PO

INT

_P

AD

NU

7

LM

33

9

3+

V

12

-V

5

4

2

+1

2V

12

T1

50

TE

ST

PO

INT

_P

AD

12

LM

33

9

U7

N

/#

T5

2

TE

ST

PO

INT

_P

AD

+5

V

1

T1

52

TE

ST

PO

INT

_P

AD

+5

V

18

0K

R4

3

R4

4

12

+5

V

+V

3

-V1

2

7

6

R5

34

K7

12

10

K

10

K

18

0K

R4

81

2

10

KR

42

TE

ST

PO

INT

_P

AD

12

+1

2V

T6

6

TE

ST

PO

INT

_P

AD

R4

5

TE

ST

PO

INT

_P

AD

12

T1

31

TE

ST

PO

INT

_P

AD

T6

1T

30

TE

ST

PO

INT

_P

AD

T3

8

R5

44

K7

12

T1

36

12

T6

2

TE

ST

PO

INT

_P

AD

T6

4

+5

V

SW

5

SW

_R

EE

D

TE

ST

PO

INT

_P

AD

4K

7R

81

T4

7

TE

ST

PO

INT

_P

AD

T1

44

T4

1

TE

ST

PO

INT

_P

AD

TE

ST

PO

INT

_P

AD

T1

38

TE

ST

PO

INT

_P

AD

4K

7R

15

12

12

R4

91

0K

12T

ES

TP

OIN

T_

PA

D

+5

V

SW

6

SW

_R

EE

D

12

+5

V

+5

V

R1

84

K7

12

T1

45

R5

5

T8

6

+5

V

T1

49

12

TE

ST

PO

INT

_P

AD

T1

37

TE

ST

PO

INT

_P

AD

4K

7

+5

V+

5V

+5

V

12+

5V

R3

14

K7

12

R5

64

K7

R2

04

K7

12

12

T1

46

+5

V

SW

_R

EE

D

SW

7

4K

7R

52

12

+5

V

12

4K

7R

21

SW

_R

EE

D

SW

81

2

4K

7R

19

TE

ST

PO

INT

_P

AD

+5

V

SW

3

SW

_R

EE

D

12

R8

04

K7

2

+5

V

CU

RR

EN

CY

DIS

PE

NS

ER

DO

UB

LE

PIC

K I

NT

ER

FA

CE

CA

SS

ET

TE

DA

TA

BU

S

JUN

94

83

3

56

70

D.

MIL

NE

D.

MIL

NE

48

44

5-0

61

60

25

D.

MIL

NE

NO

P

12

R3

9

10

0R

EN

U1

0

74

LS

24

4

2 4 6

1

8

18

16

14

12

1

R4

61

80

K12

74

LS

24

4

U1

0

EN

11

13

15

17

9 7 5 3

19

EN

U6

74

LS

24

4

11 2 4 6 8

18

16

14

12

1

3

19

R8

24

K7

74

LS

24

4

U6

EN

DM

FE

B 9

5

DR

NU

MB

ER

[1.B

1]

NE

XT

AS

SE

MB

LY

RE

QD

CD

[1.D

1]

[6

.A4]

DA

TE

:

CA

D

2

WH

ICH

IT

PE

RT

AIN

S (

C)

19

94

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

Y

13

15

17

9 7 5

CD

[8.D

1]

[1.D

1]

[6

.B4]

A

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

AP

PR

OV

ED

:

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

SA

T&

T I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y A

ND

IS

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

OB

E T

RE

AT

ED

AS

ST

RIC

TL

Y C

ON

FID

EN

TIA

LA

ND

IS

NO

T T

O B

E D

ISC

LO

SE

D,

RE

PR

OD

-U

CE

D O

R U

SE

D E

XC

EP

T A

S A

UT

HO

RIZ

ED

IN W

RIT

ING

BY

AT

&T

IN

CO

NN

EC

TIO

N

SU

PS

D B

Y

:

[1.D

1]

[6

.B4]

[1.D

1]

[6

.B4]

[1.B

1]

4

[1.D

1]

[6

.B4]

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

O

4

[1.B

1]

SIZ

E

3

[1.D

1]

[6

.B4]

DF

TS

B0

8D

R4

72

09

1

[7.D

4]

[7.D

3]

[7.D

1]

[7.D

3]

[X.X

X]

AB

NA

ME

:

RE

V

08

DR

454

20

D.L

.M.

CL

AS

S

:

3

OC

T 9

4

[1.D

2]

SU

PE

RS

ED

ES

:

SH

EE

T

O

F

[1.B

1]

[1.D

3]

DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

12

UN

IT

:

[1.D

1]

[1

.D4]

[7.D

2]

[2.B

4]

AB

DA

YT

ON

, O

HIO

, U

SA

AT

&T

12.6-262DECEMBER 2002




SE

N2

-P

SE

N2

SE

N3

_IN

SE

N4

_IN

S0

_O

UT

DIS

AB

LE

_O

UT

-

PS

EN

3

PS

EN

4

SE

N1

-

GU

LP

-

S1

_O

UT

PS

EN

1

TE

ST

PO

INT

_P

AD

DIS

AB

LE

-

PIC

K

LE

DO

N

T6

5

PIC

K_

OU

T

LE

D_

ON

_O

UT

GU

LP

_F

EE

D

S1

S0

TE

ST

PO

INT

_P

AD

TE

ST

PO

INT

_P

AD

+5

V

T11

9

T8

1

TE

ST

PO

INT

_P

AD

+5

V

T9

8

2+

5V

+5V

T1

35

TE

ST

PO

INT

_P

AD

2

T8

8

TE

ST

PO

INT

_P

AD

R2

51

0K

112

10

KR

26

12

R2

71

0K

1 TE

ST

PO

INT

_P

AD

+5

V

10

KR

40

12

T2

8

TE

ST

PO

INT

_P

AD

740

7

U8

T1

08

13

12

+5

V+

5V

T1

11

R4

11

0K

2+

5V

TE

ST

PO

INT

_P

AD

+5

V

T1

22

R1

07

4K

71

TE

ST

PO

INT

_P

AD

4K

7R

10

4

1

TE

ST

PO

INT

_P

AD

T1

33

4K

7R

10

2

12

TE

ST

PO

INT

_P

AD

2

T1

24

T8

9

TE

ST

PO

INT

_P

AD

T1

17

T7

9

TE

ST

PO

INT

_P

AD

+1

2V

50

V

C3

10

nF

1 2

+1

2V

TE

ST

PO

INT

_P

AD

NU

2

LM

32

4

4+

V

11

-V

TE

ST

PO

INT

_P

AD

+5

V

8T

10

9

TE

ST

PO

INT

_P

AD

T1

02

LM

32

4

U2

N

+V

4

-V1

1

12

13

14

R9

20

K

10

9

1 2

12

+5

V

LM

32

4

U2

N

+V

10

nF

C2

50

V

4

-V1

1

5

6

7

+1

2V

10

nF

C9

50

V

NU

2

LM

32

4

4

50

V

C8

10

nF

1 2

+1

2V

R1

03

4K

71

1 2

12

4K

7R

10

5

+V

11

-V

3

2

1

+5

V

R1

32

0K

2

4K

7R

67

T9

2

TE

ST

PO

INT

_P

AD

12

4K

712

T1

21

TE

ST

PO

INT

_P

AD

12

11

10

740

7

U8

34

R1

06

T9

1

TE

ST

PO

INT

_P

AD

U8

740

7

5

740

7

U8

6

CU

RR

EN

CY

DIS

PE

NS

ER

DO

UB

LE

PIC

K I

NT

ER

FA

CE

SE

NS

OR

S

JUN

94

83

3

56

70

D.

MIL

NE

D.

MIL

NE

58

44

5-0

61

60

25

D.

MIL

NE

740

7

U8

2

12

U8

740

7

98

10

nF

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

OW

HIC

H I

T P

ER

TA

INS

(C

) 1

99

4

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

Y

DA

YT

ON

, O

HIO

, U

SA

AT

&T

[1.D

2]

[2.C

1]

AT

&T

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

ST

HE

PR

OP

ER

TY

OF

AT

&T

GIS

. IT

IS

TO

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

, R

EP

RO

D-

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

DIN

WR

ITIN

G B

Y A

T&

T I

N C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

DR

NU

MB

ER

D.L

.M.

08

DR

45

42

0

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

DA

TE

:

DR

AF

TS

MA

N :

B

C1

7

50

V

1

AO

CT

94

[1.D

4]

[1.D

4]

[1.D

3]

[6.D

1]

[1.D

1]

[1.D

1]

[1.B

1]

[1.D

4]

C

[5.D

4]

[2.C

1]

[1.D

2]

A

4

[1.D

1]

NA

ME

:

2

[3.C

1]

UN

IT

:

[[1.B

1]

[1.D

1]

[1.D

3]

AP

PR

OV

ED

:

SU

PS

D B

Y

:

B08

DR

47

20

9D

MF

EB

95

[1.B

1]

B

SU

PE

RS

ED

ES

:

3

1

A

[1.D

3]

[1.D

4]

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

S

34

12

[1.D

2]

[8.D

1]

D

RE

VD

FT

SD

AT

E

[1.D

1]

[3.C

1]

CL

AS

S

:

SH

EE

T

O

FC

AD

RE

QD

SIZ

EN

EX

T A

SS

EM

BL

Y

CD

[1.D

4]

[1.D

1]

DE

VE

LO

PE

R :

[1.D

2]

12.6-263


DECEMBER 2002



CA

SL

OW

_IN

-

CA

S_

ID1

_O

UT

-

CA

S_

ID2

_O

UT

-

CA

S_

ID3

_O

UT

-

CA

S_

ID4

_O

UT

-

CA

S_

ID1

_IN

-

CA

S_

ID2

_IN

-

CA

S_

ID3

_IN

-

CA

S_

ID4

_IN

-

SE

N2

+

PIC

KA

RM

_2

+T

46

LE

D_

PIC

K1

+

LE

D_

PIC

KA

RM

1+

LE

D_

PIC

KA

RM

2+

SE

N1

+

PIC

KA

RM

_1

+L

ED

_P

ICK

2-

LE

D_

PIC

K2

+

TE

MP

_O

UT

-

CA

SL

OW

_O

UT

-

LE

D_

PIC

K1

-

LE

D_

ON

_O

UT

TE

MP

_IN

-

T4

8TE

ST

PO

INT

_P

AD

Q1

2N

39

06

T2

0

T4

0

R7

7

22

0R

R7

6

22

0R

T7

7

R8

7

22

0R

R7

5

22

0R

+1

2V

+5

V

R8

4

1K

+5

V

22

0R

R7

2

1K

R8

5

12

T5

3

R8

3

1K

NO

P

12

NO

P

12

+1

2V

T3

3

TE

ST

PO

INT

_P

AD

T4

3

R7

4

22

0R

R8

6

1K

12

T4

2

TE

ST

PO

INT

_P

AD

T3

4

TE

ST

PO

INT

_P

AD

+5

V

R6

9

56

0R

+5

V

12

56

0R

R5

9

R1

11

0K

12

R2

10

K

U1

74

07

5

+2

4V

56

0R

R6

8

U1

34

U1

2

MC

14

13

2

15

( )9

CO

MT

49

TE

ST

PO

INT

_P

AD

6

74

07

T7

8

2N

39

06

Q3

00

63

50

05

80

10

KR

10

12+

5V

4K

7R

70

+5

V

+1

2V

R7

3

22

0R

22

0R

R8

8

R5

7

+1

2V 4

K7

1K

R7

1

+5

V+

5V

R3

10

K

+5

V

U1

74

07

98

+5

V

R6

0

1K

+5

V

U1

74

07

13

12

10

KR

7

12

T5

8

TE

ST

PO

INT

_P

AD

+5

V

10

KR

61

0K

12

10

KR

4

12

12

16

( )9

CO

M

R5

8

56

0R

R2

9

12

D.

MIL

NE

56

70

83

3

JUN

94

LE

D /

BU

S D

RIV

ER

S

DO

UB

LE

PIC

K I

NT

ER

FA

CE

CU

RR

EN

CY

DIS

PE

NS

ER

T6

7

TE

ST

PO

INT

_P

AD

U1

2

MC

14

13

1

R1

10

K12

D.

MIL

NE

44

5-0

61

60

25

86

D.

MIL

NE

12

74

07

U1

11

10

+2

4V

R1

21

0K

12

10

KR

5

12

U1

74

07

T7

2

TE

ST

PO

INT

_P

AD

10

KR

8

SH

EE

T

O

FC

AD

[1.D

1]

[4

.D4

]

4

NA

ME

:

RE

V

[1.D

1]

[4

.D4

]

[1.D

1]

[4

.D4

] DA

TE

[5.C

4]

DA

YT

ON

, O

HIO

, U

SA

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

N

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

SA

T&

T I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y A

ND

IS

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

O

12

T5

4

[5.C

4]

12

3

[8.D

1]

[5

.C4

]

B

[8.D

4]

AP

PR

OV

ED

:

A0

8D

R4

54

20

NE

XT

AS

SE

MB

LY

B

[5.D

4]

[5.D

4]

4

[1.D

1]

[4

.D4

]

[1.D

1]

[4

.D4

]

[1.D

1]

[4

.D4

]

[1.B

2]

[1.B

2]

D.L

.M.

OC

T 9

4

[1.B

1]

[8.D

4]

23

B0

8D

R4

72

09

DM

FE

B 9

5

[1.B

1]

[1.B

1]

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

SIZ

E

[5.C

4]

DR

NU

MB

ER

DF

TS

SU

PE

RS

ED

ES

:

SU

PS

D B

Y

:

[5.C

4]

ADD C

[1.B

2]

[1.B

2]

A

[1.B

1]

CL

AS

S

:

C

RE

QD

UN

IT

:

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

DIN

WR

ITIN

G B

Y A

T&

T I

N C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

OW

HIC

H I

T P

ER

TA

INS

(C

) 1

99

4

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

Y

BE

TR

EA

TE

D A

S S

TR

ICT

LY

CO

NF

IDE

NT

IAL

AN

D I

S N

OT

TO

BE

DIS

CL

OS

ED

, R

EP

RO

D-

DA

TE

:

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

1

12.6-264DECEMBER 2002




CO

ILE

N1

CO

ILE

N

CO

ILE

N

SE

L2

TX

D1

_O

UT

RX

D1_

IN

SE

L1

0R

12

CO

ILE

N2

TX

D2

_O

UT

RX

D2

_IN

INT

1_

PR

ES

-IN

T2

_P

RE

S-

T8

3

TE

ST

PO

INT

_P

AD

+2

4V

T1

7

R7

8T

10

1

T1

14

TE

ST

PO

INT

_P

AD

T2

2

8

TE

ST

PO

INT

_P

AD

10

0R

R1

01

12

2

+2

4V T

ES

TP

OIN

T_

PA

D

74

LS

09

U1

1

&9 10

12

+2

4V

NO

P

0R

R7

91

& U1

1

74

LS

09

12

13

11

+2

4V

R9

6

0R

NO

P

MC

14

13

4

13

( )9

CO

M

T9

4T

estp

oin

t_P

ad0

R

R9

51

2

+2

4V

U1

2

J4

NO

P

1

102

34

T1

13

Tes

tpo

int_

Pad

78

9

+5

V

CU

RR

EN

CY

DIS

PE

NS

ER

DO

UB

LE

PIC

K I

NT

ER

FA

CE

INT

EL

LIG

EN

T I

/F

/ S

PA

RE

S

JUN

94

83

3

56

70

D.

MIL

NE

+5

V

78

44

5-0

61

60

25

D.

MIL

NE

NO

PJ3

1

102

34

55

6

AB

UN

IT

:D

RA

FT

SM

AN

:

6

78

9

T8

5

Tes

tpo

int_

Pad

D.

MIL

NE

RE

V

B

NE

XT

AS

SE

MB

LY

3

12

34

1

CD

SU

PS

D B

Y

:

AP

PR

OV

ED

:

CL

AS

S

:

[4.C

1]

A

4

SU

PE

RS

ED

ES

:

[1.D

2]

[1.D

3]

[2.B

4]

[3.A

1]

[1.D

2]

[1.D

3]

[2.B

4]

[3.C

1]

DA

TE

:

DE

VE

LO

PE

R :

B08

DR

47

20

9D

MF

EB

95

[4.A

1]

[4.A

1]

[4.B

4]

[4.A

1]

A

SH

EE

T

O

FC

AD

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

NA

ME

:

C

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

OW

HIC

H I

T P

ER

TA

INS

(C

) 1

99

4

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

Y

DA

YT

ON

, O

HIO

, U

SA

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

08

DR

45

42

0D

.L.M

.O

CT

94

2

TH

E C

ON

TE

NT

OF

TH

IS D

OC

UM

EN

T I

SA

T&

T I

NT

EL

LE

CT

UA

L P

RO

PE

RT

Y A

ND

IS

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

OB

E T

RE

AT

ED

AS

ST

RIC

TL

Y C

ON

FID

EN

TIA

LA

ND

IS

NO

T T

O B

E D

ISC

LO

SE

D,

RE

PR

OD

-U

CE

D O

R U

SE

D E

XC

EP

T A

S A

UT

HO

RIZ

ED

IN W

RIT

ING

BY

AT

&T

IN

CO

NN

EC

TIO

NW

ITH

TH

E M

AN

UF

AC

TU

RE

, M

AIN

TE

NA

NC

E

D

RE

QD

DF

TS

DA

TE

SIZ

E

SP

AR

E G

AT

ES

[4.C

4]

DR

NU

MB

ER

12.6-265


DECEMBER 2002



LE

D_

PIC

K1

-

D2

G 1

S3

LE

D_

ON

_O

UT

VL

V1

_O

N

VL

V1

_O

N-

T6

3

VL

V2

_O

N

VL

V2

_O

N-

LE

D_

PIC

K2

-

1

3 2

NO

P

Q6

MT

D3

05

5

D1

MU

RS

12

0T

3

NO

PAK

NO

P

2N

39

04

Q2

Q4

2N

39

04

1

3 2

T5

9

56

70

83

3

JUN

94

LE

D /

SO

LE

NO

ID D

RIV

ER

OP

TIO

ND

OU

BL

E P

ICK

IN

TE

RF

AC

E

CU

RR

EN

CY

DIS

PE

NS

ER

NO

P

Q5

MT

D3

05

5R

L

D2

G 1

+2

4V

NO

P

56

0R

R6

2

+2

4V

D.

MIL

NE

44

5-0

61

60

25

88

D.

MIL

NE

D.

MIL

NE

NO

P R6

1

56

0R

NO

P

MU

RS

12

0T

3D

2

S3

NO

P

AK

MT

D3

05

5Q

7

NO

P

2D

1G

3

08

DR

47

20

9

4

TH

E P

RO

PE

RT

Y O

F A

T&

T G

IS.

IT I

S T

OB

E T

RE

AT

ED

AS

ST

RIC

TL

Y C

ON

FID

EN

TIA

LA

ND

IS

NO

T T

O B

E D

ISC

LO

SE

D,

RE

PR

OD

-

SN

OP

MT

D3

05

5R

LQ

8

2D

1G

3S

AN

D U

SE

OF

TH

E A

T&

T E

QU

IPM

EN

T T

O

WH

ICH

IT

PE

RT

AIN

S (

C)

19

94

AT

&T

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NS

CO

MP

AN

Y

DA

YT

ON

, O

HIO

, U

SA

23

D.L

.M.

SM

TP

TH

08

DR

45

42

0

B

[[5

.C4

]

AP

PR

OV

ED

:

SU

PS

D B

Y

:

SM

T

[1.B

1]

ABC

1

[1.B

1]

[3.C

4]

[6.C

4]

[6.D

4] N

AM

E

:

DF

TS

D

RE

QD

OP

TIO

NA

L

DR

IVE

R

TR

AN

SIS

TO

RS

DM

FE

B 9

5B

SIZ

E

23

CA

D

NE

XT

AS

SE

MB

LY

RE

VD

R N

UM

BE

R

D C

PT

H

[3.B

4]

AT

&T

4

A

UN

IT

:

SU

PE

RS

ED

ES

:

SH

EE

T

O

F

DA

TE

CH

AN

GE

S :

(A

) IN

ITIA

L R

EL

EA

SE

1

OC

T 9

4A

CL

AS

S

:

DA

TE

:

DR

AF

TS

MA

N :

DE

VE

LO

PE

R :

GL

OB

AL

IN

FO

RM

AT

ION

SO

LU

TIO

NT

HE

CO

NT

EN

T O

F T

HIS

DO

CU

ME

NT

IS

AT

&T

IN

TE

LL

EC

TU

AL

PR

OP

ER

TY

AN

D I

S

UC

ED

OR

US

ED

EX

CE

PT

AS

AU

TH

OR

IZE

DIN

WR

ITIN

G B

Y A

T&

T I

N C

ON

NE

CT

ION

WIT

H T

HE

MA

NU

FA

CT

UR

E,

MA

INT

EN

AN

CE

12.6-266DECEMBER 2002


PERSONAS 86 CURRENCY DISPENSER - STAGE 1

Contents

Personas 86Currency Dispenser - Stage 1

Chapter 12.6 Appendix A

INTRODUCTION .................................................................................................. 12.6-A-1

GENERAL DESCRIPTION ................................................................................... 12.6-A-3PRESENTER TRANSPORT SENSORS .......................................................... 12.6-A-3INTERNAL CABLES ....................................................................................... 12.6-A-4

Dispenser Interconnection Diagram.............................................................. 12.6-A-5Presenter Cabling (Sheet 1 of 3) ................................................................... 12.6-A-6Presenter Cabling (Sheet 2 of 3) ................................................................... 12.6-A-7Presenter Cabling (Sheet 3 of 3) ................................................................... 12.6-A-8Presenter Motor ............................................................................................ 12.6-A-9

DIAGNOSTICS ................................................................................................. 12.6-A-9

12.6-A-i


DECEMBER 2002


12.6-A-iiDECEMBER 2002



Contents

Appendix 12.6-A

Personas 86Currency Dispenser - Stage 1

Currency Dispenser - Stage1

INTRODUCTIONThis appendix to Chapter 12.6 describes the unique features of the Stage 1Currency Dispenser in the Personas 86 ATM. The Stage 1 dispenser willappear only in the first out Personas 86 ATMs and will be superseded by adispenser to be known as the Personas 86 Currency Dispenser and to bedescribed in a separate chapter of this publication.

The list below is a guide to which sections of Chapter 12.6 describe theP86 Stage 1 Currency Dispenser:

� Only the Note Thickness Sensor is used� Only the ASIC Currency Dispenser Control Board is used� The shutter is mounted on the facia of the P86 ATM (refer to Chapter

12.3)� All currency containers are the same� The pick modules are the same� The presenter has increased in length but the operation is the same� The sensors are as before with the exception of the arrangement of pre-

senter transport sensors T3, T4, and T5 (described in this appendix)� The harnessing arrangement is slightly different (described in this appen-

dix)� Diagnostics are the same with the exception of the return from T6 on the

sensor test (described in this appendix).

The following illustration shows two views of the Personas 86 presenterassembly.

12.6-A-1


DECEMBER 2002


Purge Overfill LEDandPurge Bin Microswitch

Purge Overfill Sensor

Stack Sensor

Clamp Down Sensor

Clamp Up Sensor

Purge Transport Sensor T1

Pre LVDT LED

Pre LVDT Sensor

Main Timing DiskSensor

T5

T4

T3

Present TimingDisk Sensor

12.6-A-2DECEMBER 2002



GENERAL DESCRIPTIONThe Stage 1 Personas 86 (P86) Currency Dispenser uses the 5670 electronicsdescribed in the main body of Chapter 12.6. The unique features of the Stage 1P86 dispenser is described under the following headings:

� Presenter Transport Sensors� Internal Cables� Diagnostics

PRESENTER TRANSPORT SENSORSThe following illustration shows the location of the sensors and LEDsthroughout the presenter. These are the same as in other through-the-wallATMs except for the arrangement of the exit sensors and LEDs T3, T4 and T5.

The sensors T3 and T4 and the LEDs T3, T4, and T5 are attached to asingle bracket as shown in the following illustration. Sensor T5 is attached toa separate plastic holder between the exit shafts. The sensors and LEDs arediscrete components, each individually wired back to the Dispenser ControlBoard (see “Internal Cables”).

12.6-A-3


DECEMBER 2002


INTERNAL CABLESThe following schematic diagrams show the internal cables of the Personas 86Stage 1 Currency Dispenser. Differences between these schematics and thosefor the 56XX Currency Dispenser are:

� Plug number changes in connections to motors� Transport sensors individually connected to Dispenser Control Board� The loop on connector J6 between pins 7 and 8 to identify the Personas 86

Stage 1 harness to software.

NOTE: The pick module connections remain the same and are not repeatedhere.

T5T4 T3




Dispenser Interconnection Diagram

12.6-A-5


DECEMBER 2002


Presenter Cabling (Sheet 1 of 3)





12.6-A-7


DECEMBER 2002


Presenter Motor

DIAGNOSTICSIn the Level 1 Diagnostics Sensor/Switch Status test the value of M_DATAreturned for Byte 19 (TSEN6) should be greater than 80H. This input detectsthe Personas 86 harness and, therefore, the dispenser.

12.6-A-9


DECEMBER 2002

The 56XX Enhanced Currency Dispenser - leoromo.net Enhanced Currency... · 12.6-i THE 56XX ENHANCED...

Documents

Transcript of The 56XX Enhanced Currency Dispenser - leoromo.net Enhanced Currency... · 12.6-i THE 56XX ENHANCED...