Testing26.pdf
-
Upload
doomachaley -
Category
Documents
-
view
212 -
download
0
Transcript of Testing26.pdf
![Page 1: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/1.jpg)
Mar 31, 2008 E0286@SERC 1
VLSI Testing Built-In Self-Test (BIST)
Virendra SinghIndian Institute of Science
E0286: Testing and Verification of SoC Designs
Lecture 26
![Page 2: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/2.jpg)
Mar 31, 2008 E0286@SERC 2
Logic BIST• Complex systems with multiple chips demand
elaborate logic BIST architectures BILBO and test / clock system
Shorter test length, more BIST hardwareSTUMPS & test / scan systems
Longer test length, less BIST hardware• Benefits: cheaper system test, Cost: more h/w• Must modify fully synthesized circuit for BIST to
boost fault coverageInitialization, loop-back, test point hardware
![Page 3: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/3.jpg)
Mar 31, 2008 E0286@SERC 3
Test / Clock System Example
• New fault set tested every clock period• Shortest possible pattern length
10 million BIST vectors, 200 MHz test / clockTest Time = 10,000,000 / 200 x 106 = 0.05 sShorter fault simulation time than test / scan
![Page 4: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/4.jpg)
Mar 31, 2008 E0286@SERC 4
BILBO – Works as PG and RC
Built-in Logic Block Observer (BILBO) -- 4 modes:1. Flip-flop2. LFSR pattern generator3. LFSR response compacter4. Scan chain for flip-flops
![Page 5: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/5.jpg)
Mar 31, 2008 E0286@SERC 5
Complex BIST Architecture
• Testing epoch I:LFSR1 generates tests for CUT1 and CUT2BILBO2 (LFSR3) compacts CUT1 (CUT2)
• Testing epoch II:BILBO2 generates test patterns for CUT3LFSR3 compacts CUT3 response
![Page 6: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/6.jpg)
Mar 31, 2008 E0286@SERC 6
Bus-Based BIST Architecture
Self-test control broadcasts patterns to each CUT over bus – parallel pattern generationAwaits bus transactions showing CUT’s responses to the patterns: serialized compaction
![Page 7: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/7.jpg)
Mar 31, 2008 E0286@SERC 7
Built-in Logic Block Observer (BILBO)
• Combined functionality of D flip-flop, pattern generator, response compacter, & scan chain
Reset all FFs to 0 by scanning in zeros
![Page 8: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/8.jpg)
Mar 31, 2008 E0286@SERC 8
Example BILBO UsageSI – Scan InSO – Scan OutCharacteristic polynomial: 1 + x + … + xn
CUTs A and C: BILBO1 is MISR, BILBO2 is LFSRCUT B: BILBO1 is LFSR, BILBO2 is MISR
![Page 9: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/9.jpg)
Mar 31, 2008 E0286@SERC 9
BILBO Serial Scan ModeB1 B2 = “00”Dark lines show enabled data paths
![Page 10: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/10.jpg)
Mar 31, 2008 E0286@SERC 10
BILBO LFSR Pattern Generator Mode
• B1 B2 = “01”
![Page 11: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/11.jpg)
Mar 31, 2008 E0286@SERC 11
BILBO in D FF (Normal) Mode
• B1 B2 = “10”
![Page 12: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/12.jpg)
Mar 31, 2008 E0286@SERC 12
BILBO in MISR Mode
• B1 B2 = “11”
![Page 13: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/13.jpg)
Mar 31, 2008 E0286@SERC 13
Test / Scan SystemNew fault tested during 1 clock vector with a complete scan chain shiftSignificantly more time required per test than test / clock
Advantage: Judicious combination of scan chains and MISR reduces MISR bit widthDisadvantage: Much longer test pattern set length, causes fault simulation problems
• Input patterns – time shifted & repeatedBecome correlated – reduces fault detection effectivenessUse XOR network to phase shift & decorrelate
![Page 14: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/14.jpg)
Mar 31, 2008 E0286@SERC 14
STUMPS ExampleSR1 … SRn – 25 full-scan chains, each 200 bits500 chip outputs, need 25 bit MISR (not 5000 bits)
![Page 15: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/15.jpg)
Mar 31, 2008 E0286@SERC 15
STUMPSTest procedure:1. Scan in patterns from LFSR into all scan chains
(200 clocks)2. Switch to normal functional mode and clock 1 x
with system clock3. Scan out chains into MISR (200 clocks) where
test results are compactedOverlap Steps 1 & 3
Requirements:Every system input is driven by a scan chainEvery system output is caught in a scan chain or drives another chip being sampled
![Page 16: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/16.jpg)
Mar 31, 2008 E0286@SERC 16
SummaryLFSR pattern generator and MISR response compacter – preferred BIST methodsBIST has overheads: test controller, extra circuit delay, Input MUX, pattern generator, response compacter, DFT to initialize circuit & test the test hardwareBIST benefits:
At-speed testing for delay & stuck-at faultsDrastic ATE cost reductionField test capabilityFaster diagnosis during system testLess effort to design testing processShorter test application times
![Page 17: Testing26.pdf](https://reader035.fdocuments.net/reader035/viewer/2022072003/563dba2c550346aa9aa3559a/html5/thumbnails/17.jpg)
Mar 31, 2008 E0286@SERC 17
Thank You