SUPERTALENT SUPERCACHE (AIC34) DATASHEET · Bus) clock JTAG2 TCK (Test Clock), clock input for JTAG...

1
e v i r D e t a t S d i l o S Super Cache(AIC34) www.supertalent.com Operating Temperature 0°C to 70°C Environmental Specifications Capacity Interface Form Factor Dimensions Power Supply 480GB - 1920GB PCIe Gen3 PCIe AIC 169.55 x 68.9 x 17.14mm 12V +/-8% Specifications NAND Flash TLC Performance(MB/sec) 3GB/2.2GB Operating Humidity 0% to 90% RH Capacity 480GB 960GB 1920GB FPG48020R8 FPG96020R8 FPG1T020R8 Ordering Information Commercial Temp *EOL Part Number : FPG***PSR8 SuperCache is a PCIe NVMe Add In Card type Solid State Drive. It supports a max read speed of up to 3.0 GB/sec and a max write speed as fast as 2.2 GB/sec for Audio/Video Cache application. It also has a great performance of Random 4KB Read/Write up to 360K/500K IOPS. This AIC can also fit into 1U/2U/4U Rack Server System. Features • PCIe Gen 3X4 lane host interface • Max Speed: Read up to 3.0 GB/S, Write up to 2.2 GB/S • Capacities up to 2TB

Transcript of SUPERTALENT SUPERCACHE (AIC34) DATASHEET · Bus) clock JTAG2 TCK (Test Clock), clock input for JTAG...

Page 1: SUPERTALENT SUPERCACHE (AIC34) DATASHEET · Bus) clock JTAG2 TCK (Test Clock), clock input for JTAG interface 6 SMDAT SMBus (System Management Bus) data JTAG3 TDI (Test Data Input)

evirD etatS diloS Super Cache(AIC34)

www.supertalent.com

Operating Temperature 0°C to 70°C

Environmental Specifications

CapacityInterface

Form FactorDimensionsPower Supply

480GB - 1920GBPCIe Gen3

PCIe AIC169.55 x 68.9 x 17.14mm12V +/-8%

Specifications

NAND Flash TLC

Performance(MB/sec) 3GB/2.2GB

Operating Humidity 0% to 90% RH

Capacity480GB960GB

1920GB

FPG48020R8FPG96020R8FPG1T020R8

Ordering InformationCommercial Temp

*EOL Part Number : FPG***PSR8

SuperCache is a PCIe NVMe Add In Card type Solid State Drive. It supports a max read speed of up to 3.0 GB/sec and a max write speed as fast as 2.2 GB/sec for Audio/Video Cache application.It also has a great performance of Random 4KB Read/Write up to 360K/500K IOPS. This AIC can also fit into 1U/2U/4U Rack Server System.

Features• PCIe Gen 3X4 lane host interface • Max Speed: Read up to 3.0 GB/S, Write up to 2.2 GB/S • Capacities up to 2TB

Pentium - old computeroldcomputer.info/pc/skladaki/Pentium150/Soyo_5TF_mobo.pdf · Note: For Pentium X / Y MHz, X stands for CPU core clock, Y stands for bus clock. Ratio P54CX Family

Pentium - old computeroldcomputer.info/pc/skladaki/Pentium150/Soyo_5TF_mobo.pdf · Note: For Pentium X / Y MHz, X stands for CPU core clock, Y stands for bus clock. Ratio P54CX Family

Serial SPI bus real-time clock (RTC) with battery switchover

Serial SPI bus real-time clock (RTC) with battery switchover

DS1685/DS1687 3–Volt/5–Volt Real Time Clock of the bus cycle and the same pins and signal ... strobe pin serves to demultiplex the bus. The falling edge of ALE causes ... BUS INTERFACE

DS1685/DS1687 3–Volt/5–Volt Real Time Clock of the bus cycle and the same pins and signal ... strobe pin serves to demultiplex the bus. The falling edge of ALE causes ... BUS INTERFACE

ch06-bus-cycle - Đại học Thái Nguyên and...ELE 3230 - Chapter 6 1 Chapter 6 8284 Clock Generator Bus Demux Bus Cycle (Brey: ch8; Hall: ch7) ELE 3230 Microprocessors and Computer

ch06-bus-cycle - Đại học Thái Nguyên and...ELE 3230 - Chapter 6 1 Chapter 6 8284 Clock Generator Bus Demux Bus Cycle (Brey: ch8; Hall: ch7) ELE 3230 Microprocessors and Computer

9-4 The Shifter Shifter shifts the value on Bus B Right shift and Left shift Bidirectional shift register with parallel load First clock pulse 에 Bus.

9-4 The Shifter Shifter shifts the value on Bus B Right shift and Left shift Bidirectional shift register with parallel load First clock pulse 에 Bus.

FULCRUMTM - DVQ Computer Products 1981.pdf · contains the Intel 8080A Micro processor chip, clock crystal oscil lator clock drivers, status signal latches and bidirectional bus drivers,

FULCRUMTM - DVQ Computer Products 1981.pdf · contains the Intel 8080A Micro processor chip, clock crystal oscil lator clock drivers, status signal latches and bidirectional bus drivers,

Abacus-MT Schematics Document uFCBGA/uFCPGA NorthWood …€¦ · Abacus-MT LA-1682 0.2 Block Diagram Tuesday, February 25, 2003 244 Compal Electronics, Inc. PCI BUS LPC BUS Clock

Abacus-MT Schematics Document uFCBGA/uFCPGA NorthWood …€¦ · Abacus-MT LA-1682 0.2 Block Diagram Tuesday, February 25, 2003 244 Compal Electronics, Inc. PCI BUS LPC BUS Clock

I C Maximum Clock Speed Calculator - caxapa.rucaxapa.ru/thumbs/385468/i2c.clock.speed.calculator.pdfI2C-Bus Maximum Clock Speed Calculator Excel file of Calculator > ... Enter the

I C Maximum Clock Speed Calculator - caxapa.rucaxapa.ru/thumbs/385468/i2c.clock.speed.calculator.pdfI2C-Bus Maximum Clock Speed Calculator Excel file of Calculator > ... Enter the

Course Objective: Course Outcomes Sem V.pdfMemory Segmentation, Banking in 8086, Demultiplexing of Address/Data bus, Study of 8284 Clock Generator, Study of 8288 Bus Controller, Functioning

Course Objective: Course Outcomes Sem V.pdfMemory Segmentation, Banking in 8086, Demultiplexing of Address/Data bus, Study of 8284 Clock Generator, Study of 8288 Bus Controller, Functioning

Clock Distribution on a Dual- core Multi-threaded Itanium ... · Overview with block diagram Variable Frequency Full Rail Transitions Bus Clock IOs Fixed frequency Low Voltage Swings

Clock Distribution on a Dual- core Multi-threaded Itanium ... · Overview with block diagram Variable Frequency Full Rail Transitions Bus Clock IOs Fixed frequency Low Voltage Swings

C-Bus Shutter Relay - Clever Home€¦ · C-Bus Shutter Relay 10.0 C-Bus System Clock The L5501RBCP C-Bus Shutter Relay incorporates a software selectable C-Bus system clock. The

C-Bus Shutter Relay - Clever Home€¦ · C-Bus Shutter Relay 10.0 C-Bus System Clock The L5501RBCP C-Bus Shutter Relay incorporates a software selectable C-Bus system clock. The

Supertalent PCIe Nova Datasheet V1

Supertalent PCIe Nova Datasheet V1

5 MS-6585 Ver:5.0 CPU: SIS648FX(NB) + SIS963L(SB) LPC I/O ...AGP Interface Z-Link BUS VDIMM VREG VDDQ VREG 2.5V VREG DDR Memory Core Power Z-Link BUS SB-SIS963 Clock Generator Clock

5 MS-6585 Ver:5.0 CPU: SIS648FX(NB) + SIS963L(SB) LPC I/O ...AGP Interface Z-Link BUS VDIMM VREG VDDQ VREG 2.5V VREG DDR Memory Core Power Z-Link BUS SB-SIS963 Clock Generator Clock

Agenda - 21icToggle rate up to the CPU clock speed on the Advanced High-Performance Bus. ½ CPU clock speed on the Standard. 5V tolerant in input configuration Programmable Drive Strength

Agenda - 21icToggle rate up to the CPU clock speed on the Advanced High-Performance Bus. ½ CPU clock speed on the Standard. 5V tolerant in input configuration Programmable Drive Strength

Hardware Crash Course - Print · – Zentraleinheit (CPU) – Speicher – Ein-/Ausgabeeinheit • Kommunikation via Bus – „Clock“ gibt Kommunikationstakt CPU Bus RAM Ein-

Hardware Crash Course - Print · – Zentraleinheit (CPU) – Speicher – Ein-/Ausgabeeinheit • Kommunikation via Bus – „Clock“ gibt Kommunikationstakt CPU Bus RAM Ein-

PCA85073A - Automotive tiny Real-Time Clock/calendar with ... · Automotive Real-Time Clock/calendar with alarm function and I2C-bus 5. Block diagram Fig 1. Block diagram of PCA85073A

PCA85073A - Automotive tiny Real-Time Clock/calendar with ... · Automotive Real-Time Clock/calendar with alarm function and I2C-bus 5. Block diagram Fig 1. Block diagram of PCA85073A

C-Bus Network Interface Mk II · 2013-06-21 · C-Bus system clock and burden, if required. The 5500CN2 uses 18mA of power from an active C-Bus network operating within the range

C-Bus Network Interface Mk II · 2013-06-21 · C-Bus system clock and burden, if required. The 5500CN2 uses 18mA of power from an active C-Bus network operating within the range

Real-time Clock Module (I2C Bus) - Diodes Incorporated PT0322-8 06/16/15 3 PT7C4311 Real-time Clock Module (I2C Bus) Maximum Ratings Storage Temperature ...

Real-time Clock Module (I2C Bus) - Diodes Incorporated PT0322-8 06/16/15 3 PT7C4311 Real-time Clock Module (I2C Bus) Maximum Ratings Storage Temperature ...

Sequential Circuits, Bus - cs. · PDF fileJ-K Flip-Flop Toggle Q when J=K=1 ... Add 1 to stored counter value ... Based on clock Control line has clock pulse

Sequential Circuits, Bus - cs. · PDF fileJ-K Flip-Flop Toggle Q when J=K=1 ... Add 1 to stored counter value ... Based on clock Control line has clock pulse

Implementing a System-on-Chip using VHDLsantoro/teaching/sdl/slides/Soc.pdf · CPU clock, input, the main CPU clock nRst, input, hardware RESET, active low address bus, 32-bit, output

Implementing a System-on-Chip using VHDLsantoro/teaching/sdl/slides/Soc.pdf · CPU clock, input, the main CPU clock nRst, input, hardware RESET, active low address bus, 32-bit, output