Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
-
Upload
norma-white -
Category
Documents
-
view
220 -
download
3
Transcript of Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
![Page 1: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/1.jpg)
Status of LAV FEE electronicsStatus of LAV FEE electronics
G. Corradi, C. Paglia, D. Tagnani
&
M. Raggi, T. Spadaro, P. Valente
![Page 2: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/2.jpg)
Outline• General LAV readout Diagram• What we did in 2010
– ToT mezzanine design and production (final)– Sum analog board mezzanine (prototypes)– Low voltage regulators (prototypes)
• Planning for 2011– Mother board prototypes– Production– What we needs from outside LNF
![Page 3: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/3.jpg)
General readout diagram LAV
TEL62
![Page 4: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/4.jpg)
Front-end board (Diagram)Front-end board (Diagram)
Pre-amplifier stageDual thr. Discriminator & shaper
LVDS driver
CPU
Threshold control
Supply control± 6V± 12 V
CAN-Open
LVDS out
LVDS out
Analog sum out
Analog sum
Powersupply
Anal
og in
Test pulse
Trigger in
Final board
• 32 channels• VME 9U mechanics• Include services:
• Analog sums• Remote threshold• Individual channel threshold control• Pulsing system
DACADC
![Page 5: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/5.jpg)
Hybrid Front-end board (July 2010)Hybrid Front-end board (July 2010)20 Prototype board
• VME 6U mechanics• 8 input channels• 16 output channels (8x2thr)• Manual threshold control local • 4 threshold by 4 channels
• 2 thr low• 2 thr high
• Sum of 4 analog outputs
4 Discriminator mezzanine boards for the final prototype
Sum for the final mezzanine board
Successfully tested during ANTI-A2 test beam October 2010 @CERN
![Page 6: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/6.jpg)
ToT mezzanine (2 channel)ToT mezzanine (2 channel)
![Page 7: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/7.jpg)
Analog sum outputAnalog sum output• One FEE boards serves 32 channels = 1 layer• 32 outputs cannot all be housed on the board:
(there isn’t place on the panel)• sum 4 block analog signals (e.g. one “banana”)• sum 4 bananas (16 channels = half a layer)• Output via Coax 50 , Lemo-00
sum 4sum 4
sum 4 Su
sum 16
16Ch
4Ch
4Ch 4Ch
4Ch
![Page 8: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/8.jpg)
Analog sum board •Power consumptionV+ = +6V @ I+ = +12mAV- = -6V @ I- = -12mASums up to 4 input channels, range 0 to -2V Output signal can be inverted or non-inverted with respect to the input signalsBandwidht is 50MHz
Input signals
Output signals
![Page 9: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/9.jpg)
Low Voltage Regulators
• Low Voltage regulators are used to generate +/-6V from +12/-12V LAV power rails
• An ultra compact, low noise buck converter, operating at 1.5MHz, generates +6V from +12V
• An innovative design has been used to create -6V from -12V, using a low noise switching converter, operating at 1.5MHz
![Page 10: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/10.jpg)
Final LAV FEE board VME9UFinal LAV FEE board VME9UWe already have:-Mezzanine Boards (ToT discriminators)
-Sum Boards (1 “banana” or 4 blocks each)
- Sum Boards (16 blocks each)
- Power supply boards (+12 to +6V and -12 to -6V)
We will soon have:
![Page 11: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/11.jpg)
Threshold circuitThreshold circuit
• Two different thresholds per channel• Remotely programmable (CAN-Open)
• 0-250 mV range• 12 bit resolution & 1 LSB stability performance
(standard low-cost components, more than enough)• Remotely readable via CAN-Open• Easy to implement automatic threshold tuning
• Local trimmer adjustment• 1 high and 1 low threshold for all channels
![Page 12: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/12.jpg)
Front-end diagnosticsFront-end diagnostics• Provide a test pulse toward the PMT:
• Can be used to check connection up to the PMT• Operation modes
• free-running (controlled by local CPU)• or on external trigger (from TEL62) • pulse all channels• or a programmable pattern
• Signal characteristics• Squared waveform• 10 ns fixed width• 50 or 100 mV ”programmable amplitude in two steps”• Width and amplitude stability at 2% level
![Page 13: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/13.jpg)
Front-end diagnostics
Widht = 10nsAmplitude = 100mV
R2 U1B
+5
-6
OUT7
R3
CABLE
R150R
PULSE OUT
U2B +5
-6
OUT7
C2
R7100R
ON_OFF CONTROL
PULSE IN
1
2
31
32
R6
SHAPER 10ns
Internal TriggerOscillator 100Hz
32ChannelsDecoder +Pulse Generator TELL62
LVDS OUT
PhotoMultiplier Tube
Pulse System
CPU
Int-Ext Trigger
VME9U
Int OscON-OFF
R4
R5
SPI
![Page 14: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/14.jpg)
FEE LAV VME9U
Vth_H and Vth_L test points and adjust trimmers
CAN in, CAN out
USB
Rem
ote
Cont
rol
Loca
l Co
ntro
l
Sum 1 to 16Sums 1 to 4, 5 to 8,
9 to 12, 13 to 16
Sum 1 to 16Sums 1 to 4, 5 to 8,
9 to 12, 13 to 16
Sum 17 to 32Sums 17 to 20, 21 to 24,
25 to 28, 29 to 32
![Page 15: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/15.jpg)
15
Wiener LAV crateWiener LAV crate
VoltagesModule
typeVoltage range
Channels per module
Peak output
Power
+12V MEH 7V to 16V 1 46A 550W
-12V MEH 7V to 16V 1 46 550W
+48V MEH30V to 60V
1 13.5A 650W
+3.3V digital
MDH 2V to 7V 2 +/-30A210W (420W
Total)
+5V digital 2V to 7V
+5V analog
MDH 2V to 7V 2 +/-30A210W (420W
Total)
-5V analog 2V to 7V
![Page 16: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/16.jpg)
16
Roadmap to synchronization runRoadmap to synchronization run• April 2011 first production:
• 3 Full final FEE 9U board (without final firmware release)• 50 discriminator mezzanine boards• 30 sum mezzanine boards• 10 low voltage regulators• Integrated pulse diagnostic system
• April 2011 is last due date to have at LNF:• At least 1 LAV standard VME 9U crate• At least 1 TEL62+TTC• At least 4 TDCb (SCSI2 final vesion)
• July 2010 second bunch of FEE board production• End September 2011:
• We expect to have a working setup FEE-TEL62-PC
![Page 17: Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.](https://reader030.fdocuments.net/reader030/viewer/2022032600/56649dba5503460f94aab9b9/html5/thumbnails/17.jpg)
Conclusion
• Main component of LAV FEE board have been produced and tested– discriminator mezzanine designed and pre-produced – Analog sum boards designed and pre-produced– Low voltage regulators designed and pre-produced
• The requirement for the VME 9U crate have been established– ±12V 2A per slot required by LAV FEE
• Layout of the 9U motherboard is under design• First mass production of FEE components foreseen in 2011
– First 3 9U motherboard prototypes– Around half of discriminator and sum board mezzanine
• The remote control communication Firmware will be started