Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling...

19
The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1 LF GEN_POR2 P=5000MW V=20.8kVRMSLL Vsine_z:VwZ12 Phase:0 LF GEN_CENT P=3000MW V=20kVRMSLL Vsine_z:VwZ10 Phase:0 1 2 20/416 1 2 20/428 + 20kVRMSLL /_0 Slack:GEN_GAL VwZ1 + 20kVRMSLL /_0 PVbus:GEN_CENT VwZ10 + 20kVRMSLL /_0 PVbus:GEN_POR2 VwZ12 CP + TLM6 1.00 CP + TLM7 1.00 CP + TLM28 1.00 LF 3700MW 1000MVAR Load2 LF 6000MW 2000MVAR Load14 P Q 400kVRMSLL 0MW -1000MVAR Capa 1 2 20/432 GEN_GAL PORTUG2 435.52/_-8.0 428.55/_-22.0 CENTRO GEN_POR2 20.90/_-1.7 GEN_CENT 19.91/_-21.0 GALICIA 431.40/_-2.5 EMTP User Group Meeting, Clamart, France Sébastien Dennetière (RTE), Hani Saad (Ecole Polytechnique de Montréal)

Transcript of Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling...

Page 1: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

The France-Spain HVDC linkHVDC VSC MMC modeling challenges, Monday June 20, 2011

LF

GEN_GAL

Slack: 20.8kVRMSLL/_0Vsine_z:VwZ1

LF

GEN_POR2

P=5000MWV=20.8kVRMSLLVsine_z:VwZ12

Phase:0

LF

GEN_CENT

P=3000MWV=20kVRMSLLVsine_z:VwZ10

Phase:0

12

20

/41

6

12

20

/42

8

+

20kVRMSLL /_0 Slack:GEN_GAL

Vw

Z1

+

20kVRMSLL /_0 PVbus:GEN_CENT

Vw

Z1

0

+

20kVRMSLL /_0 PVbus:GEN_POR2

Vw

Z1

2

CP+

TLM6

1.00

CP+

TLM7

1.00

CP+

TLM28

1.00

LF3700MW

1000MVAR

Lo

ad

2

LF

6000MW2000MVAR

Lo

ad

14 P Q

400kVRMSLL0MW-1000MVAR

Capa

12

20

/43

2

GEN_GAL

PORTUG2

435.52/_-8.0 428.55/_-22.0

CENTRO

GEN_POR2

20.90/_-1.7 GEN_CENT

19.91/_-21.0

GALICIA

431.40/_-2.5

EMTP User Group Meeting, Clamart, France

Sébastien Dennetière (RTE), Hani Saad (Ecole Polytechnique de Montréal)

Page 2: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

Project Presentation

Santa Llogaia

Baixas

A 2000 MW - 65 km underground cable – DC link connecting Baixas (near Perpignan, France) and Santa Llogaia (near Figueras, Spain)

Page 3: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

Key FeaturesFrance Spain HVDC Link

Santa Llogaia

Baixas

Tunnel

Rated power: 2*1000 MW

DC voltage: ±320 kV for each 1000MW link

Reactive Power Control: +/- 300 MVAR for each 1000MW Converter Stations

Converter Contractor : SiemensConnected in a meshed AC network

DC cable length: 64 km

Cable Contractor: Prysmian8 km dedicated Tunnel

Commisioning date: 1st half 2014

Page 4: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

Thesis:

Modelling and Real Time Simulation of the MMC-based HVDC link

Hani SAAD

Universities:

Director: Jean Mahseredjian, École Polytechnique de Montréal

Co-director: Xavier Guillaud, École Centrale de Lille

Industrial partner: RTE

Project co-directors: Sébastien DENNETIERE and Samuel NGUEFEU

Page 5: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

Advantages of the MMC over the classical VSC types : NPC, multilevel FC etc.

- Low frequency modulation

- Lower transient peak voltages on IGBT -> Less losses

- Very low THD -> no need for High-pass Filters

Modular Multilevel Converter (MMC) has become a highly attractive topology

for medium and high voltage applications. It is a new type of multilevel voltage

source converter (VSC).

Page 6: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

Overview of the HVDC VSC-MMC system

400kV

50Hz

S1,000 MW

320 kV

MMC-1 Rectifier

401 Levels

64 km DC Cable

Wideband Model

MMC-2 Inverter

401 Levels400/320 kV

1,000MVA

Z=10%

320/400 kV

1,000MVA

Z=10%

S

400kV

50Hz

Yg/∆ ∆/Yg

Control system:

- PLL

- Clark Transformations

- Vdc/Q Control (Outer Control)

- Inner Control

- NLC modulation

- Capacitor Balancing Control

50mH

LR

50mH

LR

50mH

LR

50mH

LR

Control system:

- PLL

- Clark Transformations

- P/Q Control (Outer control)

- Inner Control

- NLC modulation

- Capacitor Balancing Control

Page 7: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

Overview of the MMC topologyId

SM-1

SM-2

SM-

400

SM-1

SM-2

SM-

400

SM-1

SM-2

SM-

400

SM-1

SM-2

SM-

400

SM-1

SM-2

SM-

400

SM-1

SM-2

SM-

400

Vdc

Ls

LsLsLs

Ls Ls

iua

ib

ic

va

iub iuc

ila ilbilc

vua

vb

ia

vc

vla

.. ......

.

.. ......

.

arm

Sub-Module

C

S1

S2

At normal operation, S1 and S2 are complementary The sub-module consist of two states:

S1->on and S2->off S1->off and S2->on

S1

S2

S1

S2

S1

S2

S1

S2

On

On

On

On

Off

Off

Off

Off

State #1 State #2

On Off

Page 8: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

Example: Suppose we have a MMC-9levels

22__

dc

alow

dc

aupa

Vv

Vvv

)(_

1

__ aiup

N

i

aiupaupvcSv

up

Vdcvc

Vup_a

vbva

Vlow_a

Va

+Vdc /2

-Vdc /2

Nup= 2 Nlow= 6

Nup= 7 Nlow= 1

Page 9: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

LR

LR

PI

+-

+

+-

--

+ PI

-+

Vsd

Vsq

Vcd

Vcq

Id

Iq

I*d

I*q

PI

PI

+-

+-

P*, V*d

Q*, V*ac

P, Vd

Q, Vac

Outer Control Inner Control

Pour un système Back-to-Back classique, ci-dessous les differents controleurs utilisés

abc

d-q

PLL

The Outer/Inner controls are similar to the standard VSC-HVDC systems

Outer control:•Active and Reactive power are controlled at the rectifier side•DC voltage and Reactive Power are controlled at the inverter side

Vabc, Iabc

Vabc

Page 10: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

Modulated voltage

M

kkk

arcsin)1,(

),...,2,1,2

1( Mk

NM

Pre-calculation of angles :

Vdc /2

φ (º)

Voltage transformation of the

voltage waveform in degree

θ = arcsin(Vac)

Pour : )1(,),1( kkkkk

Select number of level

Different modulation techniques exists: . For MMC with very high levels, the NLC modulation is very appropriate, keeping a low switching frequency and very accurate waveform

NLC modulation (Nearest Level Control):

Vdc /2

Vci

φ(º)θ1 ... θ456 90

Reference voltage

Page 11: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

Determine the number of required sub-modules in the upper arm (nup) and

lower arm (nlow) :nup + nlow = 800

if (iup , ilow) > 0

Select (nup , niow) sub-modules with

the lowest values of (Vcup , Vclow)

if (iup , ilow) < 0

Select (nup , niow) sub-modules with

the highest values of (Vcup , Vclow)

Set the switching functions of the

selected sub-modules to one, i.e. (Sup,,

Slow) = 1

Sort upper

and lower

arms voltage

capacitor

(VCup1,VClow1)

(VCup2,VClow2)

. . .

(VCup400,VClow400)

(iup , ilow)

Gating signal generator for IGBT

Modulated voltage

Balancing Control Algorithm (BCA)Objective: keep the different capacitor voltages of each SM near the average

nominal value

Page 12: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

MMC-based HVDC 401 levels system in EMTP-RV

Page 13: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

i ( t )

?s

I dcI

Vdcpos

negVdc

pos

neg

St ar t EM TP ScopeView

i ( t )

?s

I dcR

+

SW

4

1|1E15|0

DLL O pt ions

i ( t )

?s

p12

v(t)

?s p13

v(t)

?s

p14

i ( t )

?s

p151 2

400/ 320

YgD_3

scope

Pm eas_r

scope

Um eas_r

scope

Q m eas_r

p1

p2o scope

Vab_r

+

1|1.2|0

+

DEV15

v(t)

?s

i ( t )

?s

p6

v(t)

?s

i ( t )

?s

scopePm eas_i

scopeQ m eas_i

scopeUm eas_i

scopeVdc_i

+

DEV16

12

YgD_2

400/ 320

+

1|1.2|0

WB Fit t er

cable_r v. cyz

m odel in: wbf it _cable_r v. dat

CABLE DATA

cable

m odel in: cable_r v. cyz

scope

Vdc_r

1up1

1up150

1low1

1low12

1low1

1low52

1up1

1up30

scopeVc_inv

scopeVc_inv1

scopeVc_inv2

scopeVc_inv3

scopeVc_r ect

scopeVc_r ect 1

scopeVc_r ect 2

scopeVc_r ect 3

Capacitor Balancing Algorithm

(CBA)

iAup

iAlow

iBup

iBlow

iClow

iCup

VAr ef

VBr ef

VCr ef

1Aup

2Aup

3Aup

1Alow

2Alow

3Alow

SA3up

SA1up

SA2up

SA1low

SA2low

SA3low

1Bup

2Bup

3Bup

1Blow

2Blow

3Blow

SB3up

SB1up

SB2up

SB1low

SB2low

SB3low

1Cup

2Cup

3Cup

1Clow

2Clow

3Clow

SC3up

SC1up

SC2up

SC1low

SC2low

SC3lowDEV1

Capacitor Balancing Algorithm

(CBA)

iAup

iAlow

iBup

iBlow

iClow

iCup

VAr ef

VBr ef

VCr ef

1Aup

2Aup

3Aup

1Alow

2Alow

3Alow

SA3up

SA1up

SA2up

SA1low

SA2low

SA3low

1Bup

2Bup

3Bup

1Blow

2Blow

3Blow

SB3up

SB1up

SB2up

SB1low

SB2low

SB3low

1Cup

2Cup

3Cup

1Clow

2Clow

3Clow

SC3up

SC1up

SC2up

SC1low

SC2low

SC3lowDEV3

Ua

Ub

Uc

Na

Nb

Nc

M odulation

NLC

Li_PWM

DEV5

Fr eeze

Vay

Vby

Vcy

I ay

I by

I cy

VadVbd

Vcd

I ad

I bd

I cd

Q m eas

Pm eas

Uf _m eas

VD

VQ

I D

I Q

Sin

Cos

d-q trnsformations

PLL control

DEV9

Fr eeze

Vay

Vby

Vcy

I ay

I by

I cy

VadVbd

Vcd

I ad

I bd

I cd

Q m eas

Pm eas

Uf _m eas

VD

VQ

I D

I Q

Sin

Cos

d-q transformations

PLL control

DEV11

Ua

Ub

Uc

Na

Nb

Nc

M odulation

NLC

Li_PWM

DEV12

WB+

WBline2

Outer Control (P/Q)

Inner Control

Va

Vb

Vc

sin

cos

I D

I Q

VQ

VD

Um eas

Q m eas

Fr eeze

Pm eas

Vdc

DEV4

Outer Control (Vdc/Q)

Inner Control

Vdc

Va

Vb

Vc

sin

cos

I D

I Q

VQ

VD

Fr eeze

Q m eas

Um eas

DEV10

scope

Vr ef _inv

scopeVr ef _r ec

scopeV_m odulat ed_r ec

scope

V_m odulat ed_inv

+

50m H

L1

+

50m H

L2

+

50m H

L3

+

50m H

L4

iua

P

iub

iuc

ila

ilb

N

ilc

AC

2Aup

SA1up

SA2up

1Aup

1Alow

SA1low

2Alow

SA2low

2Bup

SB2up

1Bup

SB1up

2Cup

SC2up

1Cup

SC1up

1Blow

SB1low

2Blow

SB2low

1Clow

SC1low

2Clow

SC2low

3Aup

SA3up

3Bup

SB3up

3Cup

SC3up

3Alow

SA3low

3Blow

SB3low

3Clow

SC3low

VSC_MMC_401L

DEV6

iua

P

iub

iuc

ila

ilb

N

ilc

AC

2Aup

SA1up

SA2up

1Aup

1Alow

SA1low

2Alow

SA2low

2Bup

SB2up

1Bup

SB1up

2Cup

SC2up

1Cup

SC1up

1Blow

SB1low

2Blow

SB2low

1Clow

SC1low

2Clow

SC2low

3Aup

SA3up

3Bup

SB3up

3Cup

SC3up

3Alow

SA3low

3Blow

SB3low

3Clow

SC3low

VSC_MMC_401L

DEV8

ia_dr

ia_dr

ib_dr

ib_dr

ic_dr

ic_dr

va_dr

va_dr

vb_dr

vb_dr

vc_dr

vc_dr

ia_yr

ia_yr

ic_yr

ic_yr

ib_yr

ib_yr

Um eas_r

Um eas_r

Pm eas_r

Pm eas_r

Q m eas_r

Q m eas_r

va_yr

va_yr

vb_yr

vb_yr

vc_yr

vc_yrUm eas_i

Um eas_i

Pm eas_i

Pm eas_i

Q m eas_i

Q m eas_i

ib_di

ib_di

ic_di

ic_di

va_yi

va_yi

vb_yi

vb_yi

vc_yi

vc_yi

ia_yi

ia_yi

ib_yi

ib_yi

ic_yi

ic_yi

va_di

va_di

vb_di

vb_di

vc_di

vc_di

ia_di

ia_di

I NV

Vdc_i

Vdc_i

Vdc_i

b

a

REC

HV TRLVr TRLVi S_I NV

iAlowi

iAlowi

iBlowi

iBlowi

iClowi

iClowi

iAup

iAup

iBup

iBup

iCup

iCup

iAlow

iAlow

iBlow

iBlow

iClow

iClow

iAupi

iAupi

iBupi

iBupi

iCupi

iCupi

V_m od_inv

V_m od_inv

V_m od_r ec

V_m od_r ec

Va_r ef _r ect

Va_r ef _r ect

Va_r ef _inv

Va_r ef _inv

Vdc_r

Vdc_r

Vdc_r

1Aupi

1Aupi

1Aupi

3Aupi

3Aupi

1Alowi

1Alowi

1Alowi

3Alowi

3Alowi

1Blowi

1Blowi

1Clowi

1Clowi

1Bupi

1Bupi

1Cupi

1Cupi

SA1up

SA1up

SA2up

SA2up

SA1low

SA1low

SA2low

SA2low

SB2up

SB2up

SB1up

SB1up

SC2up

SC2up

SC1up

SC1up

SB1low

SB1low

SB2low

SB2low

SC1low

SC1low

SC2low

SC2low

SA3up

SA3up

SB3up

SB3up

SC3up

SC3up

SA3low

SA3low

SB3low

SB3low

SC3low

SC3low

2Aupi

2Aupi

SA1upi

SA1upi

SA2upi

SA2upi

SA1lowi

SA1lowi

2Alowi

2Alowi

SA2lowi

SA2lowi

2Bupi

2Bupi

SB2upi

SB2upi

SB1upi

SB1upi

2Cupi

2Cupi

SC2upi

SC2upi

SC1upi

SC1upi

SB1lowi

SB1lowi

2Blowi

2Blowi

SB2lowi

SB2lowi

SC1lowi

SC1lowi

2Clowi

2Clowi

SC2lowi

SC2lowi

SA3upi

SA3upi

3Bupi

3Bupi

SB3upi

SB3upi

3Cupi

3Cupi

SC3upi

SC3upi

SA3lowi

SA3lowi

3Blowi

3Blowi

SB3lowi

SB3lowi

3Clowi

3Clowi

SC3lowi

SC3lowi

1Aup

1Aup

1Aup

3Aup

3Aup

1Alow

1Alow

1Alow

3Alow

3Alow

2Aup

2Aup

2Alow

2Alow

2Bup

2Bup

1Bup

1Bup

2Cup

2Cup

1Cup

1Cup

1Blow

1Blow

2Blow

2Blow

1Clow

1Clow

2Clow

2Clow

3Bup

3Bup

3Cup

3Cup

3Blow

3Blow

3Clow

3Clow

Page 14: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

p1p2

oscopescp1

p1p2

oscopescp2

+

#Ls#

L6

+

#Ls#

L7

+

#Ls#

L8

+

#Ls#

L9

+

#Ls#

L10

+

#Ls#

L11

i(t)

?s

p4

i(t)

?s

p8

i(t)

?s

p9

i(t)

?s

p10

i(t)

?s

p11

2up S2up

ph

pos

DEV22

MMC_152sm

3up S3upph

pos

DEV23

3MMC_152SM

1up S1up

ph

pos

DEV24

1MMC_152SM

1low S1low

ph

pos

DEV25

1lMMC_152

2low S2low

ph

pos

DEV26

2lMMC_152SM

3low S3low

ph

pos

DEV27

3lMMC_152SM

2up S2up

ph

pos

DEV28

MMC_152sm

3up S3up

ph

pos

DEV29

3MMC_152SM

1up S1up

ph

pos

DEV30

1MMC_152SM

2up S2up

ph

pos

DEV31

MMC_152sm

3up S3up

ph

pos

DEV32

3MMC_152SM

1up S1up

ph

pos

DEV33

1MMC_152SM

1low S1low

ph

pos

DEV34

1lMMC_152

2low S2low

ph

pos

DEV35

2lMMC_152SM

3low S3low

ph

pos

DEV36

3lMMC_152SM

1low S1low

ph

pos

DEV37

1lMMC_152

2low S2low

ph

pos

DEV38

2lMMC_152SM

3low S3low

ph

pos

DEV39

3lMMC_152SM

i(t)

?s

p12

2Aup

SA1up

SA2up

3AupSA3up

1Aup

1Alow SA1low

2Alow SA2low

3AlowSA3low

2Bup SB2up

3BupSB3up

1BupSB1up

2Cup SC2up

3CupSC3up

1CupSC1up

1BlowSB1low

2Blow SB2low

3BlowSB3low

1Clow SC1low

2Clow SC2low

3ClowSC3low

iua

P

iub iuc

ila

ilb

N

ilc

AC

iua

P

iub iuc

ila

ilb

N

ilc

b

c

a

AC

2Aup

SA1up

SA2up

3Aup SA3up

1Aup

1Alow SA1low

2Alow SA2low

3Alow SA3low

2Bup SB2up

3Bup SB3up

1Bup SB1up

2Cup SC2up

3Cup SC3up

1Cup SC1up

1Blow SB1low

2Blow SB2low

3Blow SB3low

1Clow SC1low

2Clow SC2low

3Clow SC3low

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8

vc7

vc6

vc5

vc4

vc3

DEV1

SM

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8

vc7

vc6vc5

vc4

vc3

DEV2

SM

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8

vc7

vc6

vc5

vc4

vc3

DEV3

SM

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8

vc7

vc6

vc5

vc4

vc3

DEV19

SM

pos

ph

6T1

7T1

8T19T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9vc8

vc7

vc6

vc5

vc4

vc3

DEV20

SM

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8

vc7

vc6

vc5

vc4

vc3

DEV21

SM

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T11T1

vc10

vc1vc2

vc9

vc8

vc7

vc6

vc5

vc4

vc3

DEV22

SM

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8

vc7

vc6

vc5

vc4

vc3

DEV23

SM

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8

vc7

vc6

vc5

vc4

vc3

DEV24

SM

pos

ph

6T1

7T1

8T1

9T1

10T1

5T14T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8

vc7

vc6

vc5vc4

vc3

DEV25

SM

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8

vc7

vc6

vc5

vc4

vc3

DEV26

SM

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8

vc7

vc6

vc5

vc4

vc3

DEV27

SM

pos

ph

6T1

7T18T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8vc7

vc6

vc5

vc4

vc3

DEV28

SM

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8

vc7

vc6

vc5

vc4

vc3

DEV29

SM

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1

vc10

vc1

vc2

vc9

vc8

vc7

vc6

vc5

vc4

vc3

DEV30

SM

pos

ph

2T1

1T1vc1

vc22SM

DEV31

3up1

3up2

3up3

3up4

3up5

3up6

3up7

3up8

3up9

3up10

3up11

3up12

3up13

3up14

3up15

3up16

3up17

3up183up19

3up20

3up21

3up22

3up23

3up24

3up25

3up26

3up27

3up28

3up29

3up30

3up31

3up32

3up33

3up34

3up35

3up36

3up37

3up38

3up39

3up40

3up41

3up42

3up43

3up44

3up453up46

3up47

3up48

3up49

3up50

3up51

3up52

3up53

3up54

3up55

3up56

3up57

3up58

3up59

3up60

3up61

3up62

3up63

3up64

3up65

3up66

3up67

3up68

3up69

3up70

3up71

3up723up73

3up74

3up75

3up76

3up77

3up78

3up79

3up80

3up81

3up82

3up83

3up84

3up85

3up86

3up87

3up88

3up89

3up90

3up91

3up92

3up93

3up94

3up95

3up96

3up97

3up98

3up993up100

3up101

3up102

3up103

3up104

3up105

3up106

3up107

3up108

3up109

3up110

3up111

3up112

3up113

3up114

3up115

3up116

3up117

3up118

3up119

3up120

3up121

3up122

3up123

3up124

3up125

3up1263up127

3up128

3up129

3up130

3up131

3up132

3up133

3up134

3up135

3up136

3up137

3up138

3up139

3up140

3up141

3up142

3up143

3up144

3up145

3up146

3up147

3up148

3up149

3up150

3up151

3up152

S3up1

S3up2

S3up3

S3up4

S3up5

S3up6

S3up7

S3up8

S3up9

S3up10

S3up11

S3up12

S3up13

S3up14

S3up15

S3up16

S3up17

S3up18S3up19

S3up20

S3up21

S3up22

S3up23

S3up24

S3up25

S3up26

S3up27

S3up28

S3up29

S3up30

S3up31

S3up32

S3up33

S3up34

S3up35

S3up36

S3up37

S3up38

S3up39

S3up40

S3up41

S3up42

S3up43

S3up44

S3up45S3up46

S3up47

S3up48

S3up49

S3up50

S3up51

S3up52

S3up53

S3up54

S3up55

S3up56

S3up57

S3up58

S3up59

S3up60

S3up61

S3up62

S3up63

S3up64

S3up65

S3up66

S3up67

S3up68

S3up69

S3up70

S3up71

S3up72S3up73

S3up74

S3up75

S3up76

S3up77

S3up78

S3up79

S3up80

S3up81

S3up82

S3up83

S3up84

S3up85

S3up86

S3up87

S3up88

S3up89

S3up90

S3up91

S3up92

S3up93

S3up94

S3up95

S3up96

S3up97

S3up98

S3up99S3up100

S3up101

S3up102

S3up103

S3up104

S3up105

S3up106

S3up107

S3up108

S3up109

S3up110

S3up111

S3up112

S3up113

S3up114

S3up115

S3up116

S3up117

S3up118

S3up119

S3up120

S3up121

S3up122

S3up123

S3up124

S3up125

S3up126S3up127

S3up128

S3up129

S3up130

S3up131

S3up132

S3up133

S3up134

S3up135

S3up136

S3up137

S3up138

S3up139

S3up140

S3up141

S3up142

S3up143

S3up144

S3up145

S3up146

S3up147

S3up148

S3up149

S3up150

S3up151

S3up152

3upS3up

ph

pos

ph

pos3up

S3up

Total IGBT/diode in the system:2(IGBT/SM)*400(SM/arms)*2(arms/phase)*3(phases)*(converters) = 9 500 IGBTs with antiparallel diodes

VSC-MMC 401 Levels

pos

ph

6T1

7T1

8T1

9T1

10T1

5T1

4T1

3T1

2T1

1T1p1

p2o

p1

p2o

p1

p2o

p1

p2o

p1

p2o

p1p2

o

p1

p2o

p1p2

o

p1

p2o

p1

p2ovc10

vc1

vc2

vc9

vc8

vc7

vc6

vc5

vc4

vc3

V1

V0

T1

T2

Vc

V1V0

T1

T2

Vc

V1V0

T1

T2

Vc

V1

V0

T1

T2

Vc

V1

V0

T1

T2

Vc

V1

V0

T1

T2

Vc

V1

V0

T1

T2

Vc

V1

V0

T1

T2

Vc

V1

V0

T1

T2

Vc

V1

V0

T1

T2

Vc

Fm1

Fm11

Fm12

Fm13

Fm14

Fm15

Fm16

Fm17

Fm18

Fm19 +

#Cp#

!v

C2

V1

V0

T1

T2

Vc

Page 15: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

Inverter Side

Simulation results :For t=2 s:-> Run time for simplified model= 30min 10s-> Run time for detailed model= 3h 20min

Page 16: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

Rectifier Side

Page 17: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1
Page 18: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

LF

Slac k : 20.8k VRM SLL/_0

Vs ine_z :VwZ1

GEN_GAL

LF

Phas e:0

P=5000M W

V=20.8k VRM SLL

Vs ine_z :VwZ3

GEN_POR2

LF

Phas e:0

P=6000M W

V=20.8k VRM SLL

Vs ine_z :VwZ11

GEN_POR1

LF

Phas e:0

P=6000M W

V=21k VRM SLL

Vs ine_z :VwZ2

GEN_AST

LF

Phas e:0

P=7000M W

V=20.8k VRM SLL

Vs ine_z :VwZ4

GEN_VASC

LF

Phas e:0

P=3000M W

V=20k VRM SLL

Vs ine_z :VwZ10

GEN_CENT

LF

Phas e:0

P=700M W

V=20.6k VRM SLL

Vs ine_z :VwZ9

GEN_M ARR

LF

Phas e:0

P=10500M W

V=20.8k VRM SLL

Vs ine_z :VwZ8

GEN_SUR

LF

Phas e:0

P=7000M W

V=20.8k VRM SLL

Vs ine_z :VwZ7

GEN_LEV2

LF

Phas e:0

P=7500M W

V=20.8k VRM SLL

Vs ine_z :VwZ4

GEN_LEV1

LF

Phas e:0

P=5000M W

V=20.6k VRM SLL

Vs ine_z :VwZ3

GEN_CAT2

LF

Phas e:0

P=4500M W

V=20.8k VRM SLL

Vs ine_z :VwZ2

GEN_CAT1

12

20

/43

2

12

20

/41

6

12

20

/42

8

1 2

20/428 12

20

/42

4

12

20/428

12

20

/42

8

12

20

/42

8

12

20

/41

2

12

20

/44

0

+

Vw

Z1

20k VRM SLL /_0

Slac k :GEN_GAL

+

Vw

Z7

20k VRM SLL /_0

PVbus :GEN_LEV2

+

Vw

Z8

20k VRM SLL /_0

PVbus :GEN_SUR

+

Vw

Z9

20k VRM SLL /_0

PVbus :GEN_M ARR

+

Vw

Z1

0

20k VRM SLL /_0

PVbus :GEN_CENT

+

Vw

Z1

1

20k VRM SLL /_0

PVbus :GEN_POR1

CP+<124 36>

TLM 2

CP

+

<2

33

2 9

30

>

TL

M3C

P+

<2

80

<4

00

TL

M4

CP

+

<1

35

<2

21

TL

M1

CP+

731> <276

TLM 6

CP+

<671 18>

TLM 7

CP

+

<9

28

18

1>

TL

M1

0

CP+

542> 475>

TLM 12

CP

+

<3

<3

67

TL

M1

3

CP+

<104 11>

TLM 15

CP

+6

0>

<1

01

TL

M1

6

CP

+

56

> <

30

9

TL

M1

7

CP

+

<3

42

<2

TL

M1

8

CP

+<

10

94

<1

99

TL

M1

9

CP

+<976 <146

TLM 21

CP

+

350> <857

TLM 23

CP

+<

23

0 <

18

2

TL

M2

4

CP

+

<1

29

<1

5

TL

M2

0

CP

+

12

8>

<3

32

0

TL

M2

2

CP

+

3>

<8

28

TL

M2

6

CP+

440> <393

TLM 28

CP+

<607 42>

TLM 30

CP

+

<6

5 <

92

0

TL

M2

5

LF

Lo

ad

1

3000M W

800M VAR

LF

Lo

ad

2

3700M W

1000M VARL

F

Load3

5000M W

1400M VAR

LF Load5

4000M W

1100M VAR

LF

Load6

500M W

200M VAR

LF

Load7

7000M W

2000M VAR

LF

Lo

ad

8

6000M W

1000M VAR

LF

Load9

5000M W

700M VAR

LF

Lo

ad

10

9000M W

2500M VAR

LF

Lo

ad

11

9900M W

2600M VAR

LF

Lo

ad

12

1300M W

280M VAR

LF

Lo

ad

13

5000M W

2000M VAR

LF

Lo

ad

14

6000M W

2000M VAR

Load-Flow

OFF

P Q

Capa

400k VRM SLL

0M W

-1000M VAR

View Steady-State

12

20

/43

2

12

20

/41

2

Change Tfos Para

Change CP Para

CP

+

47

> <

9

TL

M3

1

CP

+<

38

2 <

31

1

TL

M2

7

+

GAUDIL72TAM AR

<1

05

1 1

45

>

+

GAUDIL71TAM AR

<1

05

1 1

45

>

+

<1548 30>TAM ARL72TAVEL

+

<1548 30>

TAM ARL71TAVEL

+

VwZ13

412k VRM SLL /_0

PVbus :LF2

LF

Phas e:0

P=3150M W

V=412k VRM SLL

Vs ine_z :VwZ13

LF2

+ GA

UD

IL7

1R

UE

YR

<475 193>

+

Vw

Z1

4

412k VRM SLL /_0

PVbus :LF3

LF

Phas e:0

P=-95M W

V=415k VRM SLL

Vs ine_z :VwZ14

LF3

+

GAUDIL72ISSEL620> 18>

+

GAUDIL71VERFE

639> 39>

+

ISSELL72VERFE

65

3>

62

>

+

LESQUL71VERFE

13

5>

25

3>

CP+

DONZAL71LESQU

769> 466>

CP+ DONZAL72VERFE

485> 368>

12

20

/41

5LF

Ph

as

e:0

P=

90

0.1

4M

W

V=

21

kV

RM

SL

L

SM

:GO

LF

LE

SF

_S

M1

GO

LF

LE

SF

_L

F1

+

<31 <257

CUBNEL72DONZA

+ <31 <257

CUBNEL71DONZA

+

847> <47

BR

AU

DL

72

CU

BN

E

<844 70>

BR

AU

DL

73

CU

BN

E

+

<844 70>

BR

AU

DL

74

CU

BN

E

12

24

/41

5LF

Phas e:0

P=900M W

V=24.48k VRM SLL

SM :BLAYAIS_SM 2

BLAYAIS_LF2

+VwZ17

412k VRM SLL /_0

PVbus :LF6

LF

Phas e:0

P=-310M W

V=400k VRM SLL

Vs ine_z :VwZ17

LF6

+

803> 22>

BR

AU

DL

71

MQ

IS

+

<470 <169

CUBNEL72M QIS

+

MQ

IS L

71

SA

UC

A

659> 14>

+

<708 <19

CU

BN

EL

71

SA

UC

A+

CU

BN

EL

72

SA

UC

A

714> 43>

+

CA

NT

EL

72

SA

UC

A

723> <66

+

CA

NT

EL

73

SA

UC

A

723> <66

+

AR

GIA

L7

1C

AN

TE

981> <299

+

AR

GIA

L7

1.H

ER

2

652> <557

LF 300M W

75M VAR

Load15

LF 460M W

70M VAR

Load16

LF 482M W

194M VAR

Load17

LF

340M W

-80M VAR

Load18

LF 30M W

36M VAR

Load19

LF

630M W

190M VAR

Load20

LF610M W

150M VAR

Load21

LF

380M W

80M VAR

Load22

LF612M W

165M VAR

Load23

LF 990M W

-75M VAR

Load24LF800M W

240M VAR

Load25

LF 312M W

122M VAR

Load26

+

1289> 6>

BA

IXA

L7

2G

AU

DI

+

1207> 19>

BA

IXA

L7

1G

AU

DI

+

VwZ18

412k VRM SLL /_0

PVbus :LF17

LF

Phas e:0

P=309M W

V=400k VRM SLL

Vs ine_z :VwZ18

LF17

LF 930M W

266M VAR

Load27

View Steady-State

+

Vw

Z1

9

412k VRM SLL /_0

PVbus :LF22

LF

Ph

as

e:0

P=1477M W

V=400k VRM SLL

Vs ine_z :VwZ19

LF

22

CP

+

<1

11

8 6

48

>

TL

M5

9

update voltage

update PQ

CP

+9

8>

<2

81

TL

M5

CP

+4

3>

<5

09

TL

M9

CP

+

<4

84

<9

6

TL

M1

1

CP

+

81

7>

<1

55

TL

M2

9

LF

Load4

1000M W

300M VAR

VM+

?v

VIC

VS

C-H

VD

C

HVDC1

Faul t

VM+

?v

LLOGAIA

VM+

?v

BAIXAS

VM+

?v

GAUDIS71

+A

BA

IXA

L7

1G

AU

DI

+A

BA

IXA

L7

2G

AU

DI

+A

BA

IXA

L7

1V

IC2

+A

BA

IXA

S_

HV

DC

1+

A

LL

OG

AIA

_H

VD

C1

VM+

?v

HERNANI

+A

AR

GIA

L7

1H

ER

2

SM

GE

N_

VA

SC ?

m

20

kV

70

00

MV

A

PV

bu

s:G

EN

_V

AS

C

SM

GEN_CAT1

?m

20k V

4500M VA

PVbus :GEN_CAT1

SM

GE

N_

CA

T2 ?

m

20

kV

50

00

MV

A

PV

bu

s:G

EN

_C

AT

2

SM

GE

N_

PO

R2 ?

m

20

kV

50

00

MV

A

PV

bu

s:G

EN

_P

OR

2

SM

GEN_LEV1

?m

20k V

7500M VA

PVbus :GEN_LEV1

CP

+5

27

> <

39

TL

M8

AV

R+G

ov

-ex

c.

st1

-ps

s1

a

-ie

ee

g3

AV

R_

9

AV

R+G

ov

-ex

c.

st1

-ps

s1

a

-ie

ee

g3

AV

R_

1

SM

GE

N_

AS

T ?m

20

kV

60

00

MV

A

PV

bu

s:G

EN

_A

ST

AV

R+G

ov

-ex

c.

st1

-ps

s1

a

-ie

ee

g3

AV

R_

6

AVR+Gov

-ex c . s t1

-ps s 1a

-ieeeg3

AVR_4

AV

R+G

ov

-ex

c.

st1

-ps

s1

a

-ie

ee

g3

AV

R_

5

CP

+<102 <72

TLM 14

AVR+Gov-ex c . s t1

-ps s 1a

-ieeeg3

AVR_7

SM

BL

AY

AIS

_S

M2

?m

24

kV

11

20

MV

A

PV

bu

s:B

LA

YA

IS_

LF

2

AV

R+G

ov

-ex

c.

st1

-ps

s1

a

-ie

ee

g3

AV

R_

8

SM

GO

LF

LE

SF

_S

M1

?m

24

kV

16

50

MV

A

PV

bu

s:G

OL

FL

ES

F_

LF

1

AV

R+G

ov

-ex

c.

st1

-ps

s1

a

-ie

ee

g3

AV

R_

10

LF

Phas e:0

P=900M W

V=24.48k VRM SLL

SM :BLAYAIS_SM 3

BLAYAIS_LF3

SM

BL

AY

AIS

_S

M3

?m

24

kV

11

20

MV

A

PV

bu

s:B

LA

YA

IS_

LF

3

AV

R+G

ov

-ex

c.

st1

-ps

s1

a

-ie

ee

g3

AV

R_

11

12

24

/41

5LF

Phas e:0

P=900M W

V=24.48k VRM SLL

SM :BLAYAIS_SM 4

BLAYAIS_LF4

SM

BL

AY

AIS

_S

M4

?m

24

kV

11

20

MV

A

PV

bu

s:B

LA

YA

IS_

LF

4

AV

R+G

ov

-ex

c.

st1

-ps

s1

a

-ie

ee

g3

AV

R_

12

12

24

/41

5LF

Phas e:0

P=900M W

V=24.48k VRM SLL

SM :BLAYAIS_SM 1

BLAYAIS_LF1

SM

BL

AY

AIS

_S

M1

?m

24

kV

11

20

MV

A

PV

bu

s:B

LA

YA

IS_

LF

1

AV

R+G

ov

-ex

c.

st1

-ps

s1

a

-ie

ee

g3

AV

R_

13

12

24

/41

5

LF

Ph

as

e:0

P=

90

0.1

4M

W

V=

21

kV

RM

SL

L

SM

:GO

LF

LE

SF

_S

M2

GO

LF

LE

SF

_L

F2

AV

R+G

ov

-ex

c.

st1

-ps

s1

a

-ie

ee

g3

AV

R_

14

12

20

/41

5

SM

GO

LF

LE

SF

_S

M2

?m

24

kV

16

50

MV

A

PV

bu

s:G

OL

FL

ES

F_

LF

2

VS

C-H

VD

C

HVDC2

+A

BA

IXA

S_

HV

DC

2+

AL

LO

GA

IA_

HV

DC

2

+

20k VRM SLL /_0

PVbus :GEN_AST

Vw

Z2

+

20k VRM SLL /_0

PVbus :GEN_POR2

Vw

Z3

+

20k VRM SLL /_0

PVbus :GEN_VASC

Vw

Z4

GEN_GAL

0.05/_0.0

1.11/_-2.6

ASTURIAS

1.1

1/_

-18

.6

CA

TA

LU

1

1 .12/_-51.1

SUR

1.09/_-0.8

P_VASCO

1.07/_-20.7

CATALU2

1.08/_-22.0

LEVANT2

1.12/_-55.9

M ARRUECO

1.11/_-4.7

PORTUG1

1.08/_-16.7

PORTUG2

1.08/_-41.5

CENTRO

0.05/_0.1

GEN_POR1

0.05/_-40.5

GEN_CENT

0.05/_-50.3

GEN_M ARR

0.05/_-47.4

GEN_SUR

1.1

0/_

-18

.8

LE

VA

NT

1

1 .08/_-4.0

GALICIA

0.05/_-20.8

GEN_LEV2

CANTES71

0.99/_8.1

DONZAS71

1.06/_20.0

ISSELS71

0.99/_13.6LESQUS71

1.02/_16.8

M QIS_S71

0.99/_19.1

SAUCAS71

0.99/_14.8

TAM ARS71

0.98/_20.9

ARGIAS71

1.04/_-1.8

BLAYAIS_1

1.02/_24.0

BLAYAIS_4

1.02/_24.0

BLAYAIS_3

1.02/_24.0

BLAYAIS_2

1.02/_24.0

RUYERS71

RUYERS71

1.04/_-0.51.04/_-0.5

1.03/_36.41.03/_36.4

TAVELS71

TAVELS71

1.00/_16.31.00/_16.3

VERFES71

VERFES71

GAUDIS71

0.98/_9.5

CUBNES71

CUBNES71

1.00/_19.71.00/_19.7

1.06/_-14.41.06/_-14.4

VIC

HERNANI

1.09/_-5.5

1.09/_-5.5

1.07/_-14.0

0.97/_-0.2

0.0

5/_

-18

.0

GE

N_

CA

T1

0 .05/_-15.7

GEN_CAT2

0.0

5/_

-12

.8

GE

N_

LE

V1

0 .05/_-10.3

GEN_POR2

1.00/_22.5

BRAUDS71

BRAUDS71

GOLFLESF1

1.00/_22.1 1.00/_22.1

GOLFLESF2

0.97/_-0.2

0.97/_-0.2

BAIXAS

LLOGAIA

1.07/_-14.0

1.07/_-14.0

GEN_AST

0.05/_2.2

GEN_VASC

0.05/_4.9

HVDC VSC-MMC system

22 synchronous machine

Page 19: Slack: 20.8kVRMSLL/ 0 20kVRMSLL / 0 Slack:GEN GAL...The France-Spain HVDC link HVDC VSC MMC modeling challenges, Monday June 20, 2011 LF GEN_GAL Slack: 20.8kVRMSLL/_0 Vsine_z:VwZ1

p1 p2Special LF initialization

tool for HVDC

LF_initialization_rectifier

Special LF initialization

tool for HVDC

LF_initialization_inverter

MMC MMC

P/Q/V control

Capa. Control

P/Q/V control

Capa. Control

HVDC

IC

PQ

PQm1

50Hz

P

Q scope Qred

scope Pred

IC

PQ

PQm2

50Hz

P

Q scope Qond

scope Pond

0.00/_0.0