Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems...
-
Upload
jessie-moody -
Category
Documents
-
view
214 -
download
0
Transcript of Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems...
![Page 1: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/1.jpg)
Seminar forSeminar for the Class of Digital the Class of Digital Systems Systems ElectronicsElectronics
The The VHDL simulation VHDL simulation environmentenvironment
Polytechnic of BariPolytechnic of BariMay 5 – 7, 2004May 5 – 7, 2004
R. Antonicelli R. Antonicelli ST Belgium, Network DivisionST Belgium, Network Division
![Page 2: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/2.jpg)
2R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
When we write down a VHDL code, When we write down a VHDL code, we must ensure a good matching we must ensure a good matching between the digital circuit and our between the digital circuit and our modelmodel
Thus, we need to check every Thus, we need to check every signal and monitor the source signal and monitor the source code step by stepcode step by step
With a simulator tool we can easily With a simulator tool we can easily reach these goalsreach these goals
What is simulation good to?
![Page 3: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/3.jpg)
3R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
ModelsimModelsim by Mentor Graphics by Mentor Graphics * * * * ** * * * * LeapfrogLeapfrog by Cadence by Cadence * * ** * * SaberSaber by Cadence by Cadence ** VSSVSS by Synopsys by Synopsys **
What simulators are often used?
![Page 4: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/4.jpg)
4R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
We discuss now about Modelsim simulator toolWe discuss now about Modelsim simulator tool
Modelsim EE/SE
![Page 5: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/5.jpg)
5R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Modelsim EE: Graphic interface
Main windowMain window
![Page 6: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/6.jpg)
6R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Wave Wave windowwindow
Modelsim EE: Graphic interface
![Page 7: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/7.jpg)
7R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Wave windowWave window
Modelsim EE: Graphic interface
![Page 8: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/8.jpg)
8R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Structure windowStructure window
Modelsim EE: Graphic interface
![Page 9: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/9.jpg)
9R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Signals windowSignals window
Modelsim EE: Graphic interface
![Page 10: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/10.jpg)
10R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Signals windowSignals window
Modelsim EE: Graphic interface
![Page 11: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/11.jpg)
11R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Variables windowVariables window
Modelsim EE: Graphic interface
![Page 12: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/12.jpg)
12R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
List windowList window
Modelsim EE: Graphic interface
![Page 13: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/13.jpg)
13R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Source windowSource window
Modelsim EE: Graphic interface
![Page 14: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/14.jpg)
14R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Create a new libraryCreate a new library
Modelsim EE: Lessons
![Page 15: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/15.jpg)
15R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Compile a modelCompile a model
Modelsim EE: Lessons
![Page 16: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/16.jpg)
16R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Load a designLoad a design
Modelsim EE: Lessons
![Page 17: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/17.jpg)
17R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Running a designRunning a design
Modelsim EE: Lessons
![Page 18: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/18.jpg)
18R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Running a designRunning a design
Modelsim EE: Lessons
![Page 19: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/19.jpg)
19R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Running a designRunning a design
Modelsim EE: Lessons
![Page 20: Seminar for the Class of Digital Systems Electronics Seminar for the Class of Digital Systems Electronics The VHDL simulation environment Polytechnic of.](https://reader036.fdocuments.net/reader036/viewer/2022070413/5697bfc91a28abf838ca8f0b/html5/thumbnails/20.jpg)
20R. Antonicelli May 5-7, 2004 STMicroelectronics Belgium, Network Division
Managing a designManaging a design
Modelsim EE: Lessons