Programmable Logic Design Quick Start .Programmable Logic Design Quick Start Handbook ......

download Programmable Logic Design Quick Start .Programmable Logic Design Quick Start Handbook ... programmable

of 206

  • date post

    26-Aug-2018
  • Category

    Documents

  • view

    224
  • download

    5

Embed Size (px)

Transcript of Programmable Logic Design Quick Start .Programmable Logic Design Quick Start Handbook ......

  • Xilinx i

    ProgrammableLogic DesignQuick StartHandbook

    by Karen Parnell and Nick Mehta

    April 2004

  • PROGRAMMABLE LOGIC DESIGN: QUICK START HANDBOOK

    Xilinx ii

    2004, Xilinx, Inc.Xilinx is a registered trademark of Xilinx, Inc. Any rights not expressly granted herein are reserved. The Programmable Logic Company is a service mark of Xilinx, Inc.

    All terms mentioned in this book are known to be trademarks or service marks and are the property of theirrespective owners. Use of a term in this book should not be regarded as affecting the validity of any trade-mark or service mark.

    All rights reserved. No part of this book may be reproduced, in any form or by any means, without writtenpermission from the publisher.

    PN 0402205 Rev. 4, 4/04

  • Xilinx iii

    ABSTRACT

    Whether you design with discrete logic, base all of your designs on micro-controllers, or simply want to learn how to use the latest and most advancedprogrammable logic software, you will find this book an interesting insight intoa different way to design.

    Programmable logic devices were invented in the late 1970s and have sinceproved to be very popular, now one of the largest growing sectors in the semi-conductor industry. Why are programmable logic devices so widely used?Besides offering designers ultimate flexibility, programmable logic devices alsoprovide a time-to-market advantage and design integration. Plus, theyre easyto design with and can be reprogrammed time and time again even in the field to upgrade system functionality.

    This book was written to complement the popular Xilinx Campus Seminarseries, but you can also use it as a stand-alone tutorial and information sourcefor the first of many programmable logic designs. After you have finished yourfirst design, this book will prove useful as a reference guide or quick start hand-book.

    The book details the history of programmable logic devices; where andhow to use them; how to install the free, fully functioning design software(Xilinx WebPACK ISE software is included with this book); and then guidesyou through your first designs. There are also sections on VHDL and schematiccapture design entry, as well as a data bank of useful applications examples.

    We hope you find this book practical, informative, and above all easy touse.

    Karen Parnell and Nick Mehta

  • PROGRAMMABLE LOGIC DESIGN: QUICK START HANDBOOK

    Xilinx iv

    Navigating This Book

    This book was written for both the professional engineer who has neverdesigned using programmable logic devices and for the new engineer embark-ing on an exciting career in electronics design.

    To accommodate these two audiences, we offer the following navigationsection, to help you decide in advance which sections would be most useful.

    CHAPT ER 1 : INTRODUCT IONChapter 1 is an overview of how and where PLDs are used. It gives a briefhistory of programmable logic devices and goes on to describe the differentways of designing with PLDs.

    CHAPT ER 2 : XIL IN X SOLUTIONSChapter 2 describes the products and services offered by Xilinx to ensurethat your PLD designs enable a time-to-market advantage, design flexibility,and system future-proofing. The Xilinx portfolio includes CPLD and FPGAdevices, design software, design services and support, and IP cores.

    CHAPT ER 3 : WEBPACK ISE DES IGN SOFT WAREXilinx WebPACK ISE design software offers a complete design suite basedon the Xilinx Foundation ISE series software. Chapter 3 describes how toinstall the software and what each module does.

    CHAPT ER 4 : WEBPACK ISE DES IGN ENT RYChapter 4 is a step-by-step approach to your first design. The followingpages are intended to demonstrate the basic PLD design entry implementa-tion process.

  • NAVIGATING THIS BOOK

    Xilinx v

    CHAPT ER 5 : IMPLEMEN TING CPLDSChapter 5 discusses the synthesis and implementation process for CPLDs.The design targets a CoolRunner-II CPLD.

    CHAPT ER 6 : IMPLEMEN TING FPGASChapter 6 takes the VHDL or schematic design through to a working physi-cal device. The design is the same design as described in previous chapters,but instead targets a Spartan-3 FPGA.

    CHAPT ER 7 : DE S IGN REFE REN CE BANKChapter 7, the final chapter, contains a useful list of design examples andapplications that will give you a jump start into your future programmablelogic designs. This section also offers pointers on where to look for anddownload code and search for IP cores from the Xilinx website.

  • PROGRAMMABLE LOGIC DESIGN: QUICK START HANDBOOK

    Xilinx vi

    Table of Contents

    Navigating This Book

    Table of Contents

    Chapter 1: IntroductionThe History of Programmable Logic .................................................................. 1Complex Programmable Logic Devices (CPLDs)............................................. 4

    Why Use a CPLD? ....................................................................................... 4Field Programmable Gate Arrays (FPGAs) ....................................................... 6

    Design Integration....................................................................................... 8The Basic Design Process ..................................................................................... 9HDL File Change Example ................................................................................ 13

    Before (16 x 16 multiplier): ....................................................................... 13After (32 x 32 multiplier): ......................................................................... 13

    Intellectual Property (IP) Cores......................................................................... 14Design Verification.............................................................................................. 14

    Functional Simulation .................................................................... 16Device Implementation ................................................................. 16Fitting ............................................................................................... 16Place and Route .............................................................................. 17Downloading or Programming .................................................... 18System Debug ................................................................................. 19

    Chapter 2: Xilinx SolutionsIntroduction.......................................................................................................... 21Xilinx Devices....................................................................................................... 22Platform FPGAs................................................................................................... 22

    Virtex FPGAs ............................................................................................. 22Virtex-II Pro FPGAs .................................................................................. 23

    The Power of Xtreme Processing ................................................. 23XtremeDSP ................................................................................... 23The Ultimate Connectivity Platform ........................................... 24The Power of Integration................................................................ 24Enabling a New Development Paradigm ................................... 24Industry-Leading Tools ................................................................. 24

  • TABLE OF CONTENTS

    Xilinx vii

    Virtex FPGAs........................................................................................................ 24Spartan FPGAs..................................................................................................... 25

    Spartan-3 FPGAs........................................................................................ 25Shift register SRL16 blocks ............................................................ 27As much as 520 Kb distributed SelectRAM memory ............ 27As much as 1.87 Mb Embedded block RAM .............................. 27Memory Interfaces .......................................................................... 27Multipliers ....................................................................................... 28XCITE Digitally Controlled Impedance Technology ............ 28Spartan-3 XCITE DCI Technology Highlights ........................... 28Full- and half-impedance input buffers ...................................... 29Spartan-3 Features and Benefits ................................................. 29

    Spartan-IIE FPGAs .................................................................................... 31Spartan-IIE Architectural Features ......................................................... 32

    Logic Cells ....................................................................................... 35Block RAM ....................................................................................... 37Delay-Locked Loop ........................................................................ 38Configuration .................................................................................. 39

    Xilinx CPLDs ........................................................................................................ 41Product Features: ............................................................................ 41Selection Considerations: .............................................................. 41

    XC9500 ISP CPLD Overview ................................................................... 42XC9500 5V Family .......................................................................... 42Flexible Pin-Locking Architecture ................