Power Issues in On-chip Interconnection Networks
description
Transcript of Power Issues in On-chip Interconnection Networks
![Page 1: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/1.jpg)
Power Issues in On-chip Interconnection Networks
Mojtaba AmiriNov. 5, 2009
![Page 2: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/2.jpg)
2ECE692 2009
Why Interconnection Networks?
![Page 3: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/3.jpg)
3ECE692 2009
Interconnection Networks Issues
– Performance, Reliability– Power Consumption
![Page 4: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/4.jpg)
4ECE692 2009
Papers
• PowerHerd: A distributed scheme for dynamic satisfying peak power constraints in interconnection networks
• Dynamic voltage scaling with links for power optimization of interconnection networks
By L. Shang, L.-S. Peh, and N. K. Jha
ECE, University of Princeton
![Page 5: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/5.jpg)
PowerHerd: A Distributed Scheme for Dynamically Satisfying Peak-Power
Constraints in Interconnection Networks
By
L. Shang, L.-S. Peh, and N. K. JhaDepartment of Electrical Engineering
Princeton University
![Page 6: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/6.jpg)
6ECE692 2009
Introduction (1)
• Problem • Peak-power constrains
• Solution• PowerHerd
– Distributed and run-time– Modified router
•
![Page 7: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/7.jpg)
7ECE692 2009
Introduction (2)– An Example
![Page 8: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/8.jpg)
8ECE692 2009
PoweHerd Router Architecture
![Page 9: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/9.jpg)
9ECE692 2009
PoweHerd Router MechanismPLPB =PGPB/# Routers
Estimate PLPB Predict PLPB
Calculate Shared power
Negotiation with neighbors and share power
Update PLPB
Throttle switch
allocator
Update routing decision
![Page 10: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/10.jpg)
10ECE692 2009
Dynamic Power Estimation
• Power dominators:– Input Buffer– Crossbar Switch– Link
Based on Switching activity,
Number,Coefficients from linear
regression
![Page 11: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/11.jpg)
11ECE692 2009
Estimation Error
• Orion error 2-3% Total 10%
![Page 12: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/12.jpg)
12ECE692 2009
Leakage Power Estimation
• Leakage Power is about 10%. (Critique)
Based on• Switching activity,• Number,• Coefficients from linear regression
![Page 13: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/13.jpg)
13ECE692 2009
Dynamic Power Prediction
W around 4 3 Hardware Simplification
By shift and add
![Page 14: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/14.jpg)
14ECE692 2009
Dynamic Power Sharing (Protocol)
TGPB/N
![Page 15: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/15.jpg)
15ECE692 2009
Dynamic Power Sharing (2)
1/2
![Page 16: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/16.jpg)
16ECE692 2009
Dynamic Power ThrottlingNear the local power budget Simple gating (Critique)
![Page 17: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/17.jpg)
17ECE692 2009
Power-aware Routing
• Previous routing algorithms– Performance– Fault-tolerance
• This routing algorithm considers power consumption of neighbors– Low overhead
![Page 18: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/18.jpg)
18ECE692 2009
Result Comparison-IdealMaxPower
![Page 19: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/19.jpg)
19ECE692 2009
Result Comparison-StaticAllocPower
Global
Power
budget
136.3 W
27.3 W
![Page 20: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/20.jpg)
20ECE692 2009
Effect of Power-Sharing Interval
Global
Power
budget
136.3 W
53.3W
![Page 21: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/21.jpg)
21ECE692 2009
Effect of Local Power Constraints
PGPB = 136.3 W
![Page 22: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/22.jpg)
22ECE692 2009
Different Topologies
![Page 23: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/23.jpg)
23ECE692 2009
Summary
• PowerHerd– Distributed Scalable– Online (Dynamic) Efficient– Guarantee Peak-Power Constrain The Issue– Help other techniques
![Page 24: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/24.jpg)
Dynamic Voltage Scaling with Links for Power Optimization of Interconnection
Networks
By
L. Shang, L.-S. Peh, and N. K. JhaDepartment of Electrical Engineering
Princeton University
![Page 25: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/25.jpg)
25ECE692 2009
Introduction
• Power saving technique– Employs DVFS Links (the first attempt)
• How? Based on history of previous actions• Performance penalty– 2.5 throughput– 15.2 average latency
![Page 26: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/26.jpg)
26ECE692 2009
DVFS Link
C= 5usn = .9
• Characteristics of a DVFS link– Transition time (100 link clock cycles)– Transition energy– Transition status– Transition step
![Page 27: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/27.jpg)
27ECE692 2009
Communication Traffic Charc.
Link Utilization (LU)
Congestion
What is the Problem with this model?
![Page 28: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/28.jpg)
28ECE692 2009
CTC- Input Buffer Utilization
Congestion
![Page 29: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/29.jpg)
29ECE692 2009
Input Buffer Age
Congestion
![Page 30: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/30.jpg)
30ECE692 2009
Prediction Policy
• LU & BU together is enough• DVFS based on two steps
• First Link Utilization• Second congestion
• Simple Implementation
![Page 31: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/31.jpg)
31ECE692 2009
Hardware Implementation
![Page 32: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/32.jpg)
32ECE692 2009
Effect of DVS on power-performance
![Page 33: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/33.jpg)
33ECE692 2009
Effect of thresholds on power-performance
![Page 34: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/34.jpg)
34ECE692 2009
Effect of DVFS links with varying Char.
Task
Duration
1ms
0.1 us
![Page 35: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/35.jpg)
35ECE692 2009
Summary
• Appling DVFS to Interconnection networks• History-based DVFS (LU, BU)• Power saving HUGH!• First study
![Page 36: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/36.jpg)
36ECE692 2009
Critiques to PoweHerd
• Consider static power 10% now is much more!
• Gate-level design for traffic throttling is not realistic.
• Completely Distributed; suggestion hybrid!
![Page 37: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/37.jpg)
37ECE692 2009
Critiques to DVFS Link
• There is no 100% guarantee to find the optimum for History-Based Policy
• This method works because the link is supposed to be power dominator! Inconsistent with first paper.
![Page 38: Power Issues in On-chip Interconnection Networks](https://reader036.fdocuments.net/reader036/viewer/2022081520/56814c57550346895db974b3/html5/thumbnails/38.jpg)
38ECE692 2009
Comparisons of the Two Papers
PowerHerd DVFS Link
Target Peak Power Constrain Power Consumption
Performance Penalty Yes Yes
Power Technique Power –aware routing, Dynamic power throttling
DVFS
Improvement 100% guarantee 6 times saving
Inconsistent Assumptions(most power dominator)
Input Buffers Links