Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital...
-
Upload
amberlynn-walters -
Category
Documents
-
view
219 -
download
1
Transcript of Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital...
![Page 1: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/1.jpg)
Penn ESE370 Fall2013 -- DeHon1
ESE370:Circuit-Level
Modeling, Design, and Optimization for Digital Systems
Day 28: November 15, 2013
Memory Periphery
![Page 2: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/2.jpg)
Today
Memory Periphery
• Sensing
• Driving
• Decode
Penn ESE370 Fall2013 -- DeHon2
![Page 3: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/3.jpg)
Sensing
Penn ESE370 Fall2013 -- DeHon3
![Page 4: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/4.jpg)
Penn ESE370 Fall2013 -- DeHon4
SRAM Memory bit
![Page 5: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/5.jpg)
Simulation Waccess=20
Penn ESE370 Fall2013 -- DeHon5
![Page 6: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/6.jpg)
Sense Small Swings
• What do we have to worry about?
Penn ESE370 Fall2013 -- DeHon6
![Page 7: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/7.jpg)
Sense Small Swings
• Variation– Shift where inverter trip point is
• Systematic shifts that effect both lines– “Common mode” noise– E.g.
• Noise• Voltage droop
Penn ESE370 Fall2013 -- DeHon7
![Page 8: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/8.jpg)
Two Sense Amps
1. Clocked / Regenerative Feedback
2. Not clocked / Differential Sense Amp
• Goal: amplify small signal difference
reject common mode noise
Penn ESE370 Fall2013 -- DeHon8
![Page 9: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/9.jpg)
Differential Sense Amp
• Goal:– Reject
common shift
Penn ESE370 Fall2013 -- DeHon9
![Page 10: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/10.jpg)
Warmup
• What does this do?
• How do we size transistor?
Penn ESE370 Fall2013 -- DeHon10
![Page 11: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/11.jpg)
Voltage Controlled
• Consider Vctrl asan analog inputbetween 0 and Vdd-Vth
• What does this do?
• How does the voltage on Vctrl control operation?
Penn ESE370 Fall2013 -- DeHon11
![Page 12: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/12.jpg)
DC Transfer
Penn ESE370 Fall2013 -- DeHon12
![Page 13: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/13.jpg)
Idea• Control Resistance to control trip point
• Set trip point based on second line
• Q: how set Vctrl?
Penn ESE370 Fall2013 -- DeHon13
![Page 14: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/14.jpg)
Differential Sense Amp
Penn ESE370 Fall2013 -- DeHon14
![Page 15: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/15.jpg)
What does this do?
• Output when:– In=Gnd?– In=Vdd?– Transfer curve?
Penn ESE370 Fall2013 -- DeHon15
![Page 16: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/16.jpg)
“Inverter”
• Input high– Ratioed like
grounded P
• Input low– Pulls itself up
– Until Vdd-VTP
Penn ESE370 Fall2013 -- DeHon16
![Page 17: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/17.jpg)
DC Transfer Function
Penn ESE370 Fall2013 -- DeHon17
![Page 18: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/18.jpg)
Differential Sense Amp
Penn ESE370 Fall2013 -- DeHon18
![Page 19: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/19.jpg)
Diffamp Transfer Function• in=/in, looks like “inverter”
• Deliberately low gainin mid region
• Ideal might be flat?
Penn ESE370 Fall2013 -- DeHon19
![Page 20: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/20.jpg)
Differential Sense Amp
• “Inverter” output controls PMOS for second inverter
• Sets PMOS operating point– Voltage controlled
resistance– Sets trip point
Penn ESE370 Fall2013 -- DeHon20
![Page 21: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/21.jpg)
Differential Sense Amp
• What happens wheno /in > in?o /in < in?
Penn ESE370 Fall2013 -- DeHon21
![Page 22: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/22.jpg)
Differential Sense Amp
• View:– Current mirror– Biases where
inverter operating
Penn ESE370 Fall2013 -- DeHon22
![Page 23: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/23.jpg)
Differential Sense Amp
• View:– adjusting the pullup
load resistance– Changing the trip
point for “inverter”
Penn ESE370 Fall2013 -- DeHon23
![Page 24: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/24.jpg)
DC Transfer /in with in=0.5V
Penn ESE370 Fall2013 -- DeHon24
![Page 25: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/25.jpg)
DC Transfer Various in
Penn ESE370 Fall2013 -- DeHon25
![Page 26: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/26.jpg)
DC Transfer Various in
• What is trip point when:
• In=0.3V?• In=0.4V?• In=0.5V?• In=0.6V?• In=0.7V?
Penn ESE370 Fall2013 -- DeHon26
![Page 27: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/27.jpg)
After Inverter
Penn ESE370 Fall2013 -- DeHon27
![Page 28: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/28.jpg)
Ramp 50mV Offset
Penn ESE370 Fall2013 -- DeHon28
![Page 29: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/29.jpg)
Closeup 50mV Offset
Penn ESE370 Fall2013 -- DeHon29
![Page 30: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/30.jpg)
Differential Sense Amp
• Does need to be sized
• There is a ratioed logic effect here
Penn ESE370 Fall2013 -- DeHon30
![Page 31: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/31.jpg)
Regenerative Feedback
Penn ESE370 Fall2013 -- DeHon31
![Page 32: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/32.jpg)
Connect to Column
• Equalize lines during precharge
Penn ESE370 Fall2013 -- DeHon32
![Page 33: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/33.jpg)
Singled-Ended Read
Penn ESE370 Fall2013 -- DeHon33
![Page 34: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/34.jpg)
5T SRAM
Penn ESE370 Fall2013 -- DeHon34
![Page 35: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/35.jpg)
Single Ended
• Given same problems– How sense small swing on single-ended
case?
Penn ESE370 Fall2013 -- DeHon35
![Page 36: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/36.jpg)
Single Ended
• Need reference to compare against
• Want to look just like bit line
• Equalize with bit line
Penn ESE370 Fall2013 -- DeHon36
![Page 37: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/37.jpg)
Split Bit Line
• Split bit-line in half
• Precharge/equalize both
• Word in only one half– Only it switches
• Amplify difference
Penn ESE370 Fall2013 -- DeHon37
![Page 38: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/38.jpg)
Open Bit Line Architecture
• For 1T DRAM
• Add dummy cells
• Charge dummy cells to Vdd/2
• “read” dummy in reference half
Penn ESE370 Fall2013 -- DeHon38
![Page 39: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/39.jpg)
Memory Bank
Penn ESE370 Fall2013 -- DeHon39
![Page 40: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/40.jpg)
Row Select
Penn ESE370 Fall2013 -- DeHon40
![Page 41: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/41.jpg)
Memory Bank
Penn ESE370 Fall2013 -- DeHon41
![Page 42: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/42.jpg)
Row Select
• Logically a big AND– May include an enable for timing in
synchronous
Penn ESE370 Fall2013 -- DeHon42How many transistors (per address bit)?
![Page 43: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/43.jpg)
How tall is a row?
• Side length for cell of size:– 1000 2
– 600 2
– 100 2
Penn ESE370 Fall2013 -- DeHon43
![Page 44: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/44.jpg)
44
How tall is an AND?
Penn ESE370 Fall2013 -- DeHon
2
66
3
2
2
44
![Page 45: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/45.jpg)
Row Select
• How can we do better?– Area– Delay– Match to pitch of
memory row
Penn ESE370 Fall2013 -- DeHon45
![Page 46: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/46.jpg)
Row Select
• Compute inversions outside array– Just AND appropriate line (bit or /bit)
Penn ESE370 Fall2013 -- DeHon46
![Page 47: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/47.jpg)
Row Select
• Share common terms
• Multi-level decode
Penn ESE370 Fall2013 -- DeHon47
![Page 48: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/48.jpg)
Row Select
• Same number of lines
• Half as many AND inputs inside the rowPenn ESE370 Fall2013 -- DeHon
48
![Page 49: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/49.jpg)
Row Select: Precharge NAND
Penn ESE370 Fall2013 -- DeHon49
![Page 50: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/50.jpg)
Row Select: Precharge NOR
Penn ESE370 Fall2013 -- DeHon50
![Page 51: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/51.jpg)
Bus Drivers
Penn ESE370 Fall2013 -- DeHon51
![Page 52: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/52.jpg)
Memory Bank
Penn ESE370 Fall2013 -- DeHon52
![Page 53: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/53.jpg)
Tristate Driver
Penn ESE370 Fall2013 -- DeHon53
![Page 54: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/54.jpg)
Tri-State Drivers
Penn ESE370 Fall2013 -- DeHon54
![Page 55: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/55.jpg)
Idea
• Minimize area of repeated cell• Compensate with periphery
– Amplification (restoration)
• Match periphery pitch to cell row/column– Decode– Sensing– Writer Drivers
Penn ESE370 Fall2013 -- DeHon55
![Page 56: Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.](https://reader036.fdocuments.net/reader036/viewer/2022062421/56649e005503460f94ae8a3e/html5/thumbnails/56.jpg)
Admin
• Monday: in Detkin Lab– Read lab2 assignment before coming to class
• Tuesday: Proj2 Milestone due
• Wednesday: Lecture
Penn ESE370 Fall2013 -- DeHon56