Outline of the talk

24
Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 1 Tracking Detector Material Issues for the sLHC Hartmut F.-W. Sadrozinski SCIPP, UC Santa Cruz, CA 95064

description

Tracking Detector Material Issues for the sLHC Hartmut F.-W. Sadrozinski SCIPP, UC Santa Cruz, CA 95064. Outline of the talk. Motivation for R&D in new Detector Materials Radiation Damage Initial Results with p-type Detectors Expected Performance R&D Plan - PowerPoint PPT Presentation

Transcript of Outline of the talk

Page 1: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 1

Tracking Detector Material Issues for the sLHC

Hartmut F.-W. Sadrozinski SCIPP, UC Santa Cruz, CA 95064

Page 2: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 2

Outline of the talk

- Motivation for R&D in new Detector Materials- Radiation Damage - Initial Results with p-type Detectors- Expected Performance- R&D Plan

- Much of the data from RD50 http://rd50.web.cern.ch/rd50/- In collaboration with Mara Bruzzi and Abe Seiden

- Presumably this is relevant for both strips and pixels- Will not discuss 3-D detectors here

Announcement: 2nd Trento Workshop on Advanced Detector Design(focus on 3-D and p-type SSD)Feb 15. –16. 2006

Page 3: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 3

Motivation for R&D in New Detector Materials- The search for a substitute for silicon detectors (SSD) has come up empty. - Radiation damage in SSDs impacts the cost and operation of the tracker.

- What is wrong with using the p-on-n SSD a la SCT in the upgrade?- Type inversion requires full depletion of the detector- Anti-annealing of depletion voltage constrains thermal management- Large depletion voltages require high voltage operation - Slower collection of holes wrt to electrons increases trapping

- What is wrong with using the n-on-n SSD a la ATLAS pixels in the upgrade?- Cost: double-sided processing about 2x more expensive- Type inversion changes location of junction (but permits under-depleted operation)- Strip isolation challenging, interstrip capacitance higher?

-Potential solution: SSD on p-type wafers (“poor man’s n-on-n”)- Single-sided processing, no change of junction - Strip isolation problems still persist

- Need to change the wafer properties to reduce the large depletion voltages: MCz

Page 4: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 4

Charge collection efficiency CCE on n-side

G. Casse, 1st RD50 Workshop, 2-4 Oct. 2002

n-side read-out after irradiation.

1060nm laser CCE(V) for the highest

dose regions of an n-in-n (7.1014p/cm2)

and p-in-n (6.1014p/cm2) irradiated

LHC-b full-size prototype detector.

Page 5: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 5

Radiation Effects in Silicon Detectors

Basic effects are the same for n-type and p-type materials.

- Increase of the leakage current.- Change in the effective doping concentration (increased depletion voltage),- Shortening of the carrier lifetimes (trapping), - Surface effects (interstrip capacitance and resistance).

The consequence for the detector properties seems to vary widely.

- An important effect in radiation damage is the annealing, which can change the detector properties after the end of radiation.

- The times characterizing annealing effects depend exponentially on the temperature, constraining the temperature of operating and maintaining the detectors.

- Fluence dependent effects normalized to equivqlent neutrons (“neq”), We use mostly proton damage constants and increase the fluence by 1/0.62.

Page 6: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 6

particle Si sVacancy + Interstitial

Point Defects (V-V, V-O .. ) clusters

EK > 25 eV EK > 5 keV

Frenkel pair V

I

Radiation Induced Microscopic Damage in Silicon

Trapping (e and h) CCE

shallow defects do not contribute at room

temperature due to fast detrapping

charged defects

Neff , Vdep

e.g. donors in upper and acceptors in lower half of band

gap

generation leakage current

Levels close to midgap

most effective

Influence of defects on the material and device properties

Page 7: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 7

Leakage Current

Hadron irradiation Annealing

1011 1012 1013 1014 1015

eq [cm-2]

10-6

10-5

10-4

10-3

10-2

10-1

I /

V

[A/c

m3 ]

n-type FZ - 7 to 25 Kcmn-type FZ - 7 Kcmn-type FZ - 4 Kcmn-type FZ - 3 Kcm

n-type FZ - 780 cmn-type FZ - 410 cmn-type FZ - 130 cmn-type FZ - 110 cmn-type CZ - 140 cm

p-type EPI - 2 and 4 Kcm

p-type EPI - 380 cm

[M.Moll PhD Thesis][M.Moll PhD Thesis]

• Damage parameter (slope)

independent of eq and impurities

used for fluence calibration (NIEL-Hypothesis)

eqV

I

α• Oxygen enriched and

standard silicon show same annealing

• Same curve after proton and neutron irradiation

80 min 60C

1 10 100 1000 10000annealing time at 60oC [minutes]

0

1

2

3

4

5

6

(t)

[10

-17 A

/cm

]

1

2

3

4

5

6

oxygen enriched silicon [O] = 2.1017 cm-3

parameterisation for standard silicon [M.Moll PhD Thesis]

80 min 60C

M. Moll, Thesis, 1999

Page 8: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 8

1011

1012

1013

1014

1015

100

101

102

103

104

5 kcm

1 kcm

500 cm

Fluence [cm-2]

Vd

ep [V

olt]

Vdep and Neff depend on storage time and temperature

T = 300K

ShallowDonor RemovalBeneficial Annealing Reverse Annealing

G.Lindstroem et al, NIMA 426 (1999)

1 10 100 1000 10000

annealing time at 60oC [min]

0

2

4

6

8

10

N

eff [

1011

cm-3]

NY, = gY eq

NC

NC0

gC eq

Na = ga eqNa = ga eq

• Short term: “Beneficial annealing” • Long term: “Reverse annealing”

time constant : ~ 500 years (-10°C) ~ 500 days ( 20°C) ~ 21 hours ( 60°C)

30min (80°C)

M. Bruzzi, Trans. Nucl. Sci. (2000)

)]1([)1( )()(0

T

t

yT

t

acc

Ceffya egeggeNN

Stable Damage

80min at 60°C

after inversion and annealing saturation Neff

Page 9: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 9

Charge Collection Efficiency

Limited by:

Collected Charge:trap Q Q depo

W

ddep

t

c

etrap

W: Detector thicknessd: Active thicknessc : Collection timet : Trapping time

Partial depletion Trapping at deep levels Type inversion (SCSI)

1/e,h = βe,h·eq[cm-2]From TCT measurements within RD50:

t ~ 0.2* / t ~ 0.2 ns for

cm-2

Luckily this is excludedby CCE measurements:

t ~ 0.48* / Fluence [neq/cm2]

3·1014

5·1014

1·1015 3·1015

Trapping time [ns]

16 9.6 4.8 1.60.00E+00

5.00E+03

1.00E+04

1.50E+04

2.00E+04

1.0E+14 1.0E+15 1.0E+16

Trapping T fromKrasel et al

Casse et al: p-type

Trapping T scaledby 2.4

Page 10: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 10

Influence the defect kinetics by incorporation of impurities or defects: Oxygen

Initial idea: Incorporate Oxygen to getter radiation-induced vacancies prevent formation of Di-vacancy (V2) related deep acceptor levels •Higher oxygen content less negative space chargeOne possible mechanism: V2O is a deep acceptor O VO (not harmful at RT) V VO V2O (negative space charge)

V2O(?)

Ec

EV

VO

V2 in clusters

Defect Engineering of Silicon

0 1 2 3 4 524 GeV/c proton [1014 cm-2]

0

2

4

6

8

10

|Nef

f| [

1012

cm-3

]

100

200

300

400

500

600

Vde

p [V

] (3

00 m

)

Carbon-enriched (P503)Standard (P51)

O-diffusion 24 hours (P52)O-diffusion 48 hours (P54)O-diffusion 72 hours (P56)

Carbonated

Standard

Oxygenated

DOFZ (Diffusion Oxygenated Float Zone Silicon) RD48 NIM A465 (2001) 60

Page 11: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 11

Discrepancy between CCE and CV analysis observed in n-type (diodes / SSD, ATLAS / CMS, DOFZ / Standard FZ)

Author radiation Exp. material

Robinson et al., NIM A 461 (2001)

3x1014 24GeV p/cm2

ATLAS Oxygen. + standard

Casse et al., NIM A 466 (2001)

3-4x1014 24GeV p/cm2

ATLAS Oxygen. + standard

Lindström et al., NIM A 466 (2001)

1.65x1014 24GeV p/cm2

ROSE Oxygen. <100>

Buffini et al., NIM A (2001)

1.1x1014

1MeV n/cm2

CMS Standard <111>

0 100 200 300 400 5000

100

200

300

400

500standard - oxygenated

Casse et al. Robinson et al. Buffini et al. Robinson et al. Casse et al. Lindstroem et al.

Vre

v 9

5% C

harg

e C

oll.

[V]

Vdep

CV analysis [V]

To maximise CCE it is necessary to overdeplete the detector up to :

Vbias ~ 2 Vdep

Caveat with n-type DOFZ Silicon

Page 12: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 12

Caveat: The beneficial effect of oxygen in proton irradiated silicon microstrip almost disappear in CCE measurements

G.Casse et al. NIM A 466 (2001) 335-344

ATLAS microstrip CCE analysis after irradiation with 3x1014 p/cm2

Page 13: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 13

Miniature n-in-p microstrip detectors (280m thick) produced by CNM-Barcelona using a mask-set designed by the University of Liverpool.

Detectors read-out with a SCT128A LHC speed (40MHz) chip

Material: standard p-type and oxygenated (DOFZ) p-type

Irradiation: 24GeV protons up to 3 1015 p cm-2 (standard) and 7.5 1015 p cm-

2 (oxygenated)

CCE ~ 60% after 3 1015 p cm-2 at 900V( standard p-type)

CCE ~ 30% after 7.5 1015 p cm-2 900V (oxygenated p-type)

At the highest fluence Q~6500e at Vbias=900V. Corresponds to: ccd~90µm, trapping times 2.4 x larger than previously measured.

CCE n-in-p microstrip detectors

G. Casse et al., Nucl. Inst Meth A 518 (2004) 340-342.

Page 14: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 14

Recent n-in-p Results

Detector with 1.1× 1015 p/cm2

0

100

200

300

400

500

600

700

800

900

0 100 200 300 400Minutes @ 80 oC

AD

C

300 V

500 V

800 V

0

24

68

10

1214

1618

20

0 500 1000 1500 2000Days @ 20 oC

Sig

nal

ke-

300 V

500 V

800 V

0

1

2

3

4

5

6

0 200 400 600 800 1000 1200Days @ 20 oC

Sig

nal

ke-

Important to check that there are no unpleasant surprises during annealing.Minutes at 80oC converted to days at 20oC using acceleration factor of 7430 (M. Moll).

Detector after 7.5× 1015 p/cm2 showing pulse height distribution at 750V after annealing. (Landau + Gaussian fit)

G. Casse et al., 6th RD50 Workshop, Helsinki June 2-4 2005 http://rd50.web.cern.ch/rd50/6th-workshop/.

Page 15: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 15

Expected Performance for p-type SSD

0.0

5.0

10.0

15.0

20.0

25.0

30.0

35.0

1.E+12 1.E+13 1.E+14 1.E+15 1.E+16

Fluence [neq/cm2]

S/N

300um, -20deg, 400V300um, -20deg, 600V300um, -20deg, 800V

0.0

5.0

10.0

15.0

20.0

25.0

30.0

35.0

1.E+12 1.E+13 1.E+14 1.E+15 1.E+16

Fluence [neq/cm2]

S/N

200um, -20deg, 400V200um, -20deg, 600V200um, -20deg, 800V

Conservative Assumptions:p= 2.5·10-17 A/cm (only partial anneal)

Ctotal = 2 pF/cmVdep = 160V + ( with 2.7* 10-13 V/cm2) (no anneal)

(= 600V @= 1016 neq/ cm2)

Noise = (A + B·C)2 + (2·I·s)/q A = 500, B = 60

S/N for Short Strips for different bias voltages:

Details in : “Operation of Short-Strip Silicon Detectors based on p-type Wafers in the ATLAS Upgrade IDM. Bruzzi, H.F.-W. Sadrozinski, A. Seiden, SCIPP 05/09

no need for thin detectors, unless n-type:depletion vs. trapping600V seems to be sufficient

Page 16: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 16

Expected Performance for p-type SSD, cont.

Noise for SiGe Frontend(see talk by Alex Grillo)

Leakage current important:Trade shaping time against operating temperature

( 20 ns & -20 oC vs. 10 ns & -10 oC )

Noise vs. Shaping time

0

500

1000

1500

5 10 15 20 25Shaping Time [ns]

RM

S N

ois

e [e

-]

c=6, f=0

c=6, f=2e14

c=6, f=2e15

c=6, f=2e15, -20degC=15, f=0

C=15, f=2e14

S/N vs. Temperature

0.0

5.0

10.0

15.0

20.0

-35 -30 -25 -20 -15 -10 -5

Temperature [oC]

S/N

C = 6, 10 ns

C = 6, 15 ns

C = 6, 20 ns

C = 15, 10 ns

C = 15, 15 ns

C = 15, 20 ns

Fluence:2.2·1015 neq/cm2 (short strips) 2.2·1014 neq/cm2 (long strips) The maximum bias voltage is 600 V

Temperature:-10 deg C

Page 17: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 17

Expected Performance for p-type SSD, cont.

Heat Generation in 300 m SSD

Only from active volume

Generated Heat Flux [W/cm2] neq Vbias [V] w [m] T = 20°C T=-10°C T=-20°C T=-30°C 3E+14 290 300 1.05E-01 6.75E-03 2.35E-03 7.54E-04 5E+14 376 300 2.27E-01 1.46E-02 5.09E-03 1.63E-03 1E+15 400 247 3.98E-01 2.55E-02 8.90E-03 2.85E-03 1E+15 591 300 7.15E-01 4.59E-02 1.60E-02 5.13E-03 3E+15 400 157 7.62E-01 4.89E-02 1.70E-02 5.46E-03 3E+15 600 193 1.40E+00 8.99E-02 3.13E-02 1.00E-02 3E+15 800 223 2.16E+00 1.38E-01 4.82E-02 1.55E-02

)11

2exp()()(

00

2

00

TTK

E

T

TTITI b

Volume

I

Temperature [oC] 20 0 -10 -20 -30 (T)/(20) 1 0.197 0.0797 0.0300 0.0104

Page 18: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 18

n-type and p-type detectors processed at IRST- Trento

Microstrip detectors

Inter strip Capacitance test

Test2

Test1

Pad detector

Edge structures

Square MG-diodes

Round MG-diodes

An Italian network within RD50: INFN SMART

Wafers Split in: 1. Materials:

(Fz,MCz,Cz,EPI)2. Process:

StandardLow T stepsT.D.K.

3. Isolation:Low Dose p-sprayHigh Dose p-spray

Page 19: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 19

Vdep variation with fluence (protons) and annealing time (C-V):

SMART News: Annealing behaviour of MCz Si n- and p-type

A. Macchiolo et al. Submitted to NIM A, presented at PSD 7, Liverpool , Sept. 2005

G. Segneri et al. Submitted to NIM A, presented at PSD 7, Liverpool , Sept. 2005

Beneficial annealing of the depletion voltage: 14 days at RT, 20 min at 60 oC. 3 min at 80 oC. Reverse (“anti-”) annealing starts in p-type MCz: at 10 min at 80 oC , 250 min (=4 hrs) at 60 oC, >> 20,000 min (14 days) at RT, in p-type FZ : at 20 min at 60 oC in n-type FZ: at 120 min at 60 oC.

Page 20: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 20

(is n-type MCz inverted?)

SMART News: Annealing behaviour of n- type MCz Si

A. Macchiolo et al. Submitted to NIM A, presented at PSD 7, Liverpool , Sept. 2005

M. Scaringella et al. presented at Large Scale Applications and Radiation Hardness Florence, Oct. 2005

N-type

Page 21: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 21

100 m pitch

Inter-strip Capacitance

One of the most important sensor parameters contributing to the S/N ratio

Depends on the width/pitch ratio of the strips

and on the strip isolation technique (p-stops, p-spray).

Observe large bias dependence on p-type detectors, due to accumulation layer.

100 m pitch

Interstrip Capacitance

0.0E+002.0E-124.0E-126.0E-128.0E-121.0E-111.2E-111.4E-111.6E-111.8E-112.0E-11

0 100 200 300 400 500Bias Voltage [V]

Cin

t [F

]

14-5 250krad

Pre-rad

SMART 14-5p-type FZ low-dose sprayw/p = 15/50Vdep = 85 V(I. Henderson, J. Wray, D. Larson,SCIPP)

Cint = 1.5 pF/cmIrradiation with 60Co reduces the bias dependence, as expected.

Page 22: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 22

Radiation hard materials for tracker detectors at SuperLHC are under study by the CERN RD50 collaboration. Fluence range to be covered with optimised S/N is in the range 1014-1016cm-2 . At fluences up to 1015cm-2 (Mid and Outer layers of a SLHC detector) the change of the depletion voltage and the large area to be covered by detectors is the major problem.

High resistivity MCz n-type and p-type Si are most promising materials. Quite encouragingly, at higher fluences results seem better than first

extrapolated from lower fluence:

longer trapping times ( p-FZ, p-DOFZ)delayed and reduced reverse annealing ( MCz SMART)

sublinear growth of the Vdep with fluence ( p - MCz&FZ)delayed/supressed type inversion ( p- MCZ&FZ, MCz n- protons)

The annealing behavior in both n- and p-type SSD needs to be verified with CCE measurements.

Status

Page 23: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 23

R&D Plan:

- Need to confirm findings of C-V measurements- Fabricate SSD on MCz wafers, both p- and n-type.- Optimize isolation on n-side.- Measure charge collection efficiency (CCE) on SSD,

pre-rad, post-rad, during anneal.- Measure noise on SSD pre-rad, post-rad, during anneal.

Un-irradiated SMART SSD

Page 24: Outline of the talk

Hartmut F.-W. Sadrozinski, US ATLAS Upgrade Meeting Nov 10, 2005 24

R&D Plan

Submission of 6” fabrication run within RD50

Goals:-a.     P-type isolation study -b.     Geometry dependence-c.     Charge collection studies-d.     Noise studies-e.     System studies: cooling, high bias voltage operation, -f.      Different materials (MCz, FZ, DOFZ) -g.     Thickness