Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions....
-
Upload
giles-george -
Category
Documents
-
view
229 -
download
1
Transcript of Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions....
![Page 1: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/1.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
Topics
Combinational logic functions. Static complementary logic gate structures.
![Page 2: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/2.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
Combinational logic expressions
Combinational logic: function value is a combination of function arguments.
A logic gate implements a particular logic function.
Both specification (logic equations) and implementation (logic gate networks) are written in Boolean logic.
![Page 3: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/3.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
Gate design
Why designing gates for logic functions is non-trivial:– may not have logic gates in the libray for all
logic expressions;– a logic expression may map into gates that
consume a lot of area, delay, or power.
![Page 4: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/4.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
Boolean algebra terminology
Function:f = a’b + ab’
a is a variable; a and a’ are literals. ab’ is a term. A function is irredundant if no literal can be
removed without changing its truth value.
![Page 5: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/5.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
Completeness
A set of functions f1, f2, ... is complete iff every Boolean function can be generated by a combination of the functions.
NAND is a complete set; NOR is a complete set; {AND, OR} is not complete.
Transmission gates are not complete. If your set of logic gates is not complete, you
can’t design arbitrary logic.
![Page 6: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/6.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
Static complementary gates
Complementary: have complementary pullup (p-type) and pulldown (n-type) networks.
Static: do not rely on stored charge. Simple, effective, reliable; hence
ubiquitous.
![Page 7: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/7.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
Static complementary gate structure
Pullup and pulldown networks:
pullupnetwork
pulldownnetwork
VDD
VSS
outinputs
![Page 8: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/8.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
Inverter
a out
+
![Page 9: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/9.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
Inverter layout
(tubs notshown)a out
+
transistors
GND
VDD
a out
tub ties
![Page 10: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/10.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
NAND gate
+
ba
out
![Page 11: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/11.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
NAND layout
+
ba
out
b
a
out
VDD
GND
tubties
![Page 12: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/12.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
NOR gate
+
b
a
out
![Page 13: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/13.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
NOR layout
b
a
out
a
b
out
VDD
GND
tub ties
![Page 14: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/14.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
AOI/OAI gates
AOI = and/or/invert; OAI = or/and/invert. Implement larger functions. Pullup and pulldown networks are compact:
smaller area, higher speed than NAND/NOR network equivalents.
AOI312: and 3 inputs, and 1 input (dummy), and 2 inputs; or together these terms; then invert.
![Page 15: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/15.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
AOI example
out = [ab+c]’:
symbol circuit
and
or
invert
![Page 16: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/16.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
Pullup/pulldown network design
Pullup and pulldown networks are duals. To design one gate, first design one
network, then compute dual to get other network.
Example: design network which pulls down when output should be 0, then find dual to get pullup network.
![Page 17: Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.](https://reader030.fdocuments.net/reader030/viewer/2022032801/56649dd95503460f94ace3bd/html5/thumbnails/17.jpg)
Modern VLSI Design 4e: Chapter 3 Copyright 2008 Wayne Wolf
Dual network construction
dum
my
a
b c
dummy
a
b c