Memory device
description
Transcript of Memory device
![Page 1: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/1.jpg)
wnopp 2000 1
Memory device
Introduction Memory Cell Memory Word Byte Capacity Address Read
Operation Write
Operation Access Time Volatile
Memory
Random-Access Memory (RAM)
Sequential-Access Memory (SAM)
Read/Write Memory (RWM)
Read-Only Memory
Static Memory Device
Dynamic Memory Device
Internal Memory Mass Memory
![Page 2: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/2.jpg)
wnopp 2000 2
General Memory Operation
Select the address. Select R/W operation. Supply the input to be store (W
operation). Hold the output data comings from
memory (R operation). Enable (or Disable) the memory
Example Memory chip 2K x 8. How many total bits
can chip store?2K = 1 x 1024 = 2048 words
1 word = 8 bits2K x 8 = 2048 x 8 = 16384 bits
Which memory store the most bits: 5M x 8, 1M x 16
5M x 8 = 5 x 1,048,576 x 8 = 4,1943,040 bits1M x 16 = 1,048,576 x 16 = 1,677,7216 bits
![Page 3: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/3.jpg)
wnopp 2000 3
![Page 4: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/4.jpg)
wnopp 2000 4
CPU- Memory connections
Write operation1. CPU ๐Binary address
on address bus.2. CPU ๐Data on data
bus.3. CPU ๐control signal.4. ICs decode address
location.5. Transfer data to the
selected location.
Read operation1. CPU ๐Binary address on address bus.2. CPU ๐control signal.3. ICs decode address location.4. Place data ๐ data bus ๐ Transfer data to CPU
![Page 5: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/5.jpg)
wnopp 2000 5
Read-Only Memory
![Page 6: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/6.jpg)
wnopp 2000 6
ROM architecture
![Page 7: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/7.jpg)
wnopp 2000 7
ROM timing read operation
PROMs fusible links
![Page 8: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/8.jpg)
wnopp 2000 8
Structure of a bipolar MROM(Mask-Programmed )
![Page 9: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/9.jpg)
wnopp 2000 9
![Page 10: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/10.jpg)
wnopp 2000 10
Example of a programmable logic device
![Page 11: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/11.jpg)
wnopp 2000 11
PROM architecture for PLDs
![Page 12: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/12.jpg)
wnopp 2000 12
PAL architecture
![Page 13: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/13.jpg)
wnopp 2000 13
![Page 14: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/14.jpg)
wnopp 2000 14
Cell arangement in 16Kx1 DRAM
Symbolic representation of DRAM
Symbol & mode table for 6264 SRAM
![Page 15: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/15.jpg)
wnopp 2000 15
![Page 16: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/16.jpg)
wnopp 2000 16
![Page 17: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/17.jpg)
wnopp 2000 17
![Page 18: Memory device](https://reader035.fdocuments.net/reader035/viewer/2022081511/568149de550346895db70269/html5/thumbnails/18.jpg)
wnopp 2000 18