Mark Raymond - [email protected] - 17/10/051 Trip-t testing brief status report test setup...
-
Upload
carmel-baldwin -
Category
Documents
-
view
213 -
download
0
Transcript of Mark Raymond - [email protected] - 17/10/051 Trip-t testing brief status report test setup...
Mark Raymond - [email protected] - 17/10/05 1
Trip-t testing
brief status report test setup description - hardware and software some very early results - scope pictures – too early to draw firm conclusions
Mark Raymond - [email protected] - 17/10/05 2
Test set-up
Trip-t
ProgrammableDigital PatternGenerator
~12 control linespreamp int./resetpipeline, multiplexer,programming
Qinj
ADC
Scope
LabVIEW
VMEck and trig.
level shiftdECL ->
2.5V CMOS
Mark Raymond - [email protected] - 17/10/05 3
Photos
Trip-t (1st version)
charge injection splitbetween 2 adjacentchannels
2.5 V CMOScontrol lines
Mark Raymond - [email protected] - 17/10/05 4
Photos
Trip-t board
dECL -> 2.5 V CMOSlevel shift
digital pattern generatordECL outputs
ADC
Mark Raymond - [email protected] - 17/10/05 5
Test software
LabVIEW VI allowsto generate, edit &load pattern generatorwith bit streams toprogram and run trip-t
output patterns (i.e.pulse widths) variablewith 25 ns resolution
software not polishedbut in working state – can programand run chip, and inject test pulses
window showing trip-t programming data tobe serially clocked in
window showing pipeline clock signal - 1’s and 0’s clocked out serially (at 40 MHz)
trip-t on-chipregister values
to program
Mark Raymond - [email protected] - 17/10/05 6
output pictures
4p7
47p
signalfrom
patterngenerator
split between 2 trip-t inputs
1.2
1.0
0.8
0.6
0.4
0.2
0.0
Vol
ts
8.0x10-6
7.57.06.56.05.5
time
A-pulse output
47pF channelQin=0.124 pC
4.7pF channelQin=0.012 pC
trip-t parametersset to default values
trip-t Acquisition sequence:1) set PreReset and PipeClocks running2) inject signal during preamp integrate period3) wait for programmed pipeline depth to elapse (default 31)4) send trigger to chip (SKIPB)5) run the output MUX
Mark Raymond - [email protected] - 17/10/05 7
output pictures – A and t pulses
0.5
0.4
0.3
0.2
0.1
0.0
Vol
ts
8.0x10-6
7.57.06.56.05.5
time
1.2
1.0
0.8
0.6
0.4
0.2
0.0
Vol
ts
8.0x10-6
7.57.06.56.05.5
time
A-pulse
t-pulse
blue = 0.124 pC on 47 pF chan. t-pulse generated for this channel onlygreen = 0.385 pC on 47 pF chan. t-pulse generated for this channel only amplitude slightly biggerorange = 1.24 pC on 47 pF chan. t-pulse generated for both channels because low 4.7 pF channel now getting 0.124 pC
0.124 pC on 47 pF channel0.012 pC on 4.7 pF channel
CAUTION: these are VERY early results – don’t draw firm conclusions – things will likely change
Mark Raymond - [email protected] - 17/10/05 8
output pictures – discriminator output
-15
-10
-5
0
5
Vol
ts
50 ns / division
charge injection signal
Preamp Resetintegrate reset
Pipeline Clock
Qin = 0.124 pC
Qin = 0.385 pC
Qin = 1.24 pC
discriminator outputfor 47 pF channel
region expandedon next page
For these results the discriminatoroutputs were permanently enabledsignal appears immediately (don’thave to read out during preampreset period)
digital signals notvery clean – needto improve in testsetup
CAUTION: these are VERY early results – don’t draw firm conclusions – things will likely change
Mark Raymond - [email protected] - 17/10/05 9
-15
-10
-5
0
5
Vol
ts
5 ns / division
charge injection signal
Preamp Reset
Pipeline Clock
Qin = 0.124 pC
Qin = 0.385 pC
Qin = 1.24 pC
discriminator outputfor 47 pF channel
discriminator output timewalk ~ dominatedby charge injection risetime
CAUTION: these are VERY early results – don’t draw firm conclusions – things will likely change
output pictures – discriminator output
Mark Raymond - [email protected] - 17/10/05 10
current status and things to do
main effort so far on assembling test setup and basic software
test setup hardware in place, basic software to program and run chip exists some improvements desirable (e.g. improve digital signals) need to integrate VME ADC – mainly software effort (day or two’s work) can then begin more systematic investigation of chip performance
things to look at chip performance with test pulses gain, linearity, time resolution, noise … get deeper understanding of functionality and characteristics investigate effect of changing bias register parameters performance with SiPMs verify feasibility of 2 different gains/SiPM LED pulses and scintillator signals
lots to do – need to prioritise