mai_ee720_paper_pres_Ranjith Murugesan (1)
-
Upload
ranjith-murugesan -
Category
Documents
-
view
97 -
download
0
Transcript of mai_ee720_paper_pres_Ranjith Murugesan (1)
![Page 1: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/1.jpg)
EE720A Study of Pipeline Architectures for High-
Speed Synchronous DRAM’s
Ranjith MurugesanSpring Semester 2015
May 3, 2023
![Page 2: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/2.jpg)
May 3, 2023 EE720 Paper Presentation 2
Author and Affiliations
• Hoi-Jun Yoo• Department of Electronic Engineering ,
Kangwon National University,Kangwon-Do,Korea-200-701
• Graduated from Seoul National University,received M.S and Ph.D degrees from Electrical Engineering
![Page 3: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/3.jpg)
Contd..
• Full time advisor- Korean Ministry of Information and Communication, VSCEL pioneer in Bell Communications Research at Red Bank, USA , Manager of DRAM design group at Hyundai Electronics designing
• Published 250 papers, wrote or edited 5 books
May 3, 2023 EE720 Paper Presentation 3
![Page 4: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/4.jpg)
May 3, 2023 EE720 Paper Presentation 4
Problem Statement
The performances of SDRAM’s with different pipeline architectures are examined analytically on the basis of the time required to refill the on-chip cache of a Pentium CPU. •On-Chip cache refill time•Various pipeline architecture comparison•Parallel registered wave pipeline architecture
![Page 5: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/5.jpg)
May 3, 2023 EE720 Paper Presentation 5
On-Chip Cache Refill Time
• System clock time• texec =
Nreadτ+NreadMttotal+Nstoreηwriteτ
• mτ >=tacc
• ttotal = mτ+ (n-1) τ
• τ = αtacc
• α = 1/m • ttotal = (m+n-1) (αtacc)
![Page 6: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/6.jpg)
May 3, 2023 EE720 Paper Presentation 6
Contd..When the secondary cache is omitted and only SDRAM main memory is used,•Speedup = 4m/(m+3)•ttotal = (1+3/m)tacc
•mo = √(taccAtot/tlAl)
![Page 7: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/7.jpg)
May 3, 2023 EE720 Paper Presentation 7
Comparison of Different Pipeline Architecture
Courtesy : Yoo,Hoi-Jun. “A Study of Pipeline Architectures for High-Speed Synchronous DRAMs.”Solid State Circuits,IEEE Journal of 32.10(1997): 1597-1603
•3 stage pipeline architecture•τ > tacc/3•4 stage pipeline architecture•ttotal =7α2tacc<6α1tacc ;
![Page 8: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/8.jpg)
May 3, 2023 EE720 Paper Presentation 8
Prefetch Pipeline Architecture
Courtesy : Yoo,Hoi-Jun. “A Study of Pipeline Architectures for High-Speed Synchronous DRAMs.”Solid State Circuits,IEEE Journal of 32.10(1997): 1597-1603
•Prefetch pipeline architecture•τ = tacc/3;Y addresses are not free to input randomly•Wave pipeline architecture
![Page 9: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/9.jpg)
May 3, 2023 EE720 Paper Presentation 9
Contd..
Courtesy : Yoo,Hoi-Jun. “A Study of Pipeline Architectures for High-Speed Synchronous DRAMs.”Solid State Circuits,IEEE Journal of 32.10(1997): 1597-1603
•Common idea : More latches into the column address access path•No overheads •tw < tacc / m ;condition satisfied at the address buffer ,not at pipeline end
![Page 10: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/10.jpg)
May 3, 2023 EE720 Paper Presentation 10
Parallel Registered Wave Pipeline Architecture
Courtesy : Yoo,Hoi-Jun. “A Study of Pipeline Architectures for High-Speed Synchronous DRAMs.”Solid State Circuits,IEEE Journal of 32.10(1997): 1597-1603
•t1 – t2+tsink
•τ = tacc – t’acc +tvalid ;
• tvalid = tsink + margin
•τ < tacc/m
![Page 11: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/11.jpg)
Contd..
Courtesy : Yoo,Hoi-Jun. “A Study of Pipeline Architectures for High-Speed Synchronous DRAMs.”Solid State Circuits,IEEE Journal of 32.10(1997): 1597-1603
•tvalid = rτ-(tacc –t’acc )•τ=(1/r)(tacc- t’acc+tvalid)• If r = m => τ=tacc /m; tvalid = t’acc
May 3, 2023 EE720 Paper Presentation 11
![Page 12: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/12.jpg)
Comparision of different pipeline architecture
Courtesy : Yoo,Hoi-Jun. “A Study of Pipeline Architectures for High-Speed Synchronous DRAMs.”Solid State Circuits,IEEE Journal of 32.10(1997): 1597-1603
May 3, 2023 EE720 Paper Presentation 12
![Page 13: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/13.jpg)
Conclusion
• Better than conventional pipeline architecture
• Parallel registered architecture have smallest τ and ttotal
• Speedup
May 3, 2023 EE720 Paper Presentation 13
![Page 14: mai_ee720_paper_pres_Ranjith Murugesan (1)](https://reader036.fdocuments.net/reader036/viewer/2022062523/5870576b1a28aba2118b5aa5/html5/thumbnails/14.jpg)
Questions ?
May 3, 2023 EE720 Paper Presentation 14