Page 1
1
• In this lecture, we will go over examples of VHDL in comparison to SystemVerilog
• Examples taken from Ch. 4 of the Harris & Harris book 2nd Edition (recommended but not required book for this class)
VHDL
Page 2
2
Modules and Assign Statements
Slide derived from Harris & Harris book
Page 3
3
Conditional Assignment
Slide derived from Harris & Harris book
Page 4
4
More Assign Statements
Slide derived from Harris & Harris book
Page 5
5
Operators
Slide derived from Harris & Harris book
Page 6
6
Numbers
Slide derived from Harris & Harris book
Page 7
7
Bit Manipulations
Slide derived from Harris & Harris book
Page 8
8
Module Instantiations
Slide derived from Harris & Harris book
Page 9
9
Module Instantiations
Slide derived from Harris & Harris book
Page 10
10
Register
Slide derived from Harris & Harris book
Page 11
11
Resettable Register
Slide derived from Harris & Harris book
Page 12
12
Resettable Enabled Register
Slide derived from Harris & Harris book
Page 13
13
Multiple Registers
Slide derived from Harris & Harris book
Page 14
14
Always Comb
Slide derived from Harris & Harris book
Page 15
15
Case Statement
Slide derived from Harris & Harris book
Page 16
16
Case Statement
Slide derived from Harris & Harris book
Page 17
17
More If-Then-Else
Slide derived from Harris & Harris book
Page 18
18
Casez Statement
Slide derived from Harris & Harris book
Page 19
19
Blocking vs. Non-Blocking
Slide derived from Harris & Harris book
Page 20
20
Finite State Machine
Slide derived from Harris & Harris book
Page 21
21
Parameterized Modules
Slide derived from Harris & Harris book
Page 22
22
Parameterized Modules
Slide derived from Harris & Harris book