Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a...
Transcript of Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a...
![Page 2: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/2.jpg)
Outline
HDD Basics and Demo Flash Memory Basics and DemoStorage TrendsConclusions
![Page 3: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/3.jpg)
Outline
HDD Basics and DemoFlash Memory Basics and DemoStorage TrendsConclusions
![Page 4: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/4.jpg)
Electronic components
4
HDD internals
Disk cache
Hos
t int
erfa
ce
Disk controller
data
control
Mechanical components
![Page 5: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/5.jpg)
5
Mechanical components
Arm Assembly
Arm HeadCylinderSpindle
PlatterTrack
Source: “ABCs of Disk Drives,” Sudhanva Gurumurthi
![Page 6: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/6.jpg)
6
Data layout
Rotating disks consist of platters, each with two surfacesEach surface consists of concentric rings called tracksEach track consists of sectors separated by gaps
Source: “http://camars.kaist.ac.kr/~joon/course/sep562_2006_1/notes/10_11%20Memory_Hierarchy.ppt”
spindle
surfacetracks
track k
sectors
gaps
![Page 7: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/7.jpg)
7
Disk operation
spindle
By moving radially, the arm can position the head over any track
The disk surface spins at a fixed rotational rate
The head is attached to the end of the arm and flies over the disk surface on a thin cushion of air
Source: “http://camars.kaist.ac.kr/~joon/course/sep562_2006_1/notes/10_11%20Memory_Hierarchy.ppt”
![Page 8: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/8.jpg)
8
Disk operation details
Source: “http://www.cs.duke.edu/~chase/cps110/slides/files1.ppt”
![Page 9: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/9.jpg)
9
Disk operation details
Seek time
Source: “http://www.cs.duke.edu/~chase/cps110/slides/files1.ppt”
![Page 10: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/10.jpg)
10
Disk operation details
Seek time Rotational latency
Source: “http://www.cs.duke.edu/~chase/cps110/slides/files1.ppt”
![Page 11: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/11.jpg)
11
Disk operation details
TransfertimeSeek time Rotational latency
Source: “http://www.cs.duke.edu/~chase/cps110/slides/files1.ppt”
![Page 12: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/12.jpg)
12
Disk access time
Disk access timeSeek time + Rotational latency + Transfer time
Seek timeTime to position heads over cylinder containing target sector0 ~ 25 ms
Rotational latencyTime waiting for first bit of target sector to pass under r/w headFull rotation: 4 ~ 12 ms (15000 ~ 5400 RPM)
Transfer timeTime to read the bits in the target sector1 sector transfer: 1.3 ~ 12.8 us (380 ~ 40 MB/s transfer rate)
![Page 13: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/13.jpg)
13
Electronic components
Presenting a simple abstract view of the complex sector geometry
LBA 0LBA 1LBA 2
LBA N-1
Disk cacheHos
t int
erfa
ce
Disk controller
data
control
(cylinder, surface, sector)
![Page 14: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/14.jpg)
14
Electronic components
Disk controllerControlling the overall systemMajor functions
Host interfaceRequest translation (LBA [cylinder, surface, sector] )Reliability mechanism (e.g. ECC, bad sector handling)Performance improvement (e.g. request scheduling and disk caching)Power management (e.g. spin down of spindle motor)
Typically, embedded processor (such as ARM) + logic circuits
![Page 15: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/15.jpg)
Outline
HDD Basics and Demo Demo
Flash Memory Basics and DemoStorage TrendsConclusions
![Page 16: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/16.jpg)
Demo HDD Specification
Model Name: SAMSUNG MP0402H (2.5 in)Size:
total 78,236,550 sectors40,057,113,600 bytes ≈ 37.30 GB
Interface: ATA-6 (supports UDMA100)Buffer: 8MB DRAMPerformance brief:
Avg. Seek time: 12 msAvg. Rotational Latency: 5.6 ms (5400 RPM)
reference url: http://www.samsung.com/Products/HardDiskDrive/SpinPointMSeries/HardDiskDrive_SpinpointMseries_MP0402H_sp.htm
![Page 17: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/17.jpg)
Demo I – Power-on sequence
![Page 18: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/18.jpg)
Demo II – Sequential read/write
78,236,550
0
Access patternread/write data whose address increases continuously
![Page 19: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/19.jpg)
Demo III – Read/Write with a stride
78,236,550
0
Access patternread/write data whose address increases with a regular interval
![Page 20: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/20.jpg)
Demo IV – Read/Write in a convergent manner
78,236,550
0
Access patternread/write data whose addressis not overlapped and is in a convergent manner
![Page 21: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/21.jpg)
Demo V – Random read/write
78,236,550
0
Access patternread/write random addresses
![Page 22: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/22.jpg)
Demo VI – Effect of read caching/write buffering
78,236,550
0
Access patternaccess on the fixed addresses repeatedly
![Page 23: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/23.jpg)
Demo VII – Windows XP start-up
![Page 24: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/24.jpg)
24
HDD performance trends (1)
HDD access time trends are fairly flat due to mechanical nature of device
![Page 25: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/25.jpg)
25
HDD Performance trends (2)
A workload that was 5% disk bound in ‘96 would be 55% disk bound in ‘05
![Page 26: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/26.jpg)
HDD density trends
Source: Hitachi Global Storage Technologies
![Page 27: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/27.jpg)
HDD Summary
The Good- High capacity- Low cost
The Bad- High latency- High power consumption- Low reliability- Large form factor- Limited parallelism
The Ugly- Latent sector errors
![Page 28: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/28.jpg)
Outline
HDD Basics and Demo Flash Memory Basics and DemoStorage TrendsConclusions
![Page 29: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/29.jpg)
Conventional MOS Transistor
gate (G)
p-substraten+ source (S) n+ drain (D)
Schematic symbol
G
S
D
![Page 30: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/30.jpg)
Conventional MOS Transistor: A Constant-Threshold Transistor
Id
VgsVth
RonS D
Vgs > Vth
![Page 31: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/31.jpg)
Flash Memory
Control gate
erasure
p-substrate
Floating gate
Thin tunneling oxide
n+ source n+ drain
programming
Schematic symbol
G
S
D
![Page 32: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/32.jpg)
Flash Memory
Control gate
p-substraten+ source n+ drain
Control gate
p-substraten+ source n+ drain
Erased Cell Programmed Cell
![Page 33: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/33.jpg)
Flash Memory:A “Programmable-Threshold” Transistor
Id
VgsVth-0 Vth-1
“1” state “0” state
Control gate
p-substraten+ source n+ drain
Control gate
p-substraten+ source n+ drain
Erased state Programmed state
![Page 34: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/34.jpg)
More Bits Per Transistor
Source: Eli Harari (SanDisk), “NAND at Center Stage,” Flash Memory Summit 2007.
![Page 35: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/35.jpg)
NAND Flash Memory Interface
SpareData
…
SpareData
SpareData
SpareData
SpareData
…
SpareData
SpareData
SpareData
SpareData
…
SpareData
SpareData
SpareData
………
2j blocks
2i
pages
SpareData
…
SpareData
SpareData
SpareData
SpareData
…
SpareData
SpareData
SpareData
SpareData
…
SpareData
SpareData
SpareData
………
2j blocks
2i
pages
Read physical page (chip #, block #, page #)~ 20 us
Write physical page(chip #, block #, page #)~ 200 us
Erase block(chip#, block #)~ 2 ms
![Page 36: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/36.jpg)
Why (NAND) Flash Memory?
Advantages of Flash Memory over HDD
Low latencyLow power consumptionTolerant to shock & vibrationSilent operationSmall sizeAbundant parallelism…
Single NAND Flash Memory Chip Density Trends
Source: Samsung Electronics
![Page 37: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/37.jpg)
(More) NAND Flash Memory Trends
$/MB DRAM NAND Flash
2000 $0.97 $1.35
2001 0.22 0.43
2002 0.22 0.25
2003 0.17 0.21
2004 0.17 0.10
2005 0.11 0.05
2006 0.096 0.021
2007 0.057 0.012
2008 ~0.025 <0.005
CAGR -32.1%/yr -50.0%/yr
Source: Lane Mason (Denali Software), “NAND FlashPoint Platform”
![Page 38: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/38.jpg)
(More) NAND Flash Memory Trends
Millions GB DRAM NAND Flash
2000 30 1.1
2001 50 1.6
2002 71 4.6
2003 98 14.6
2004 158 68
2005 240 200
2006 340 600
2007 645 1600
2008 1000 4000
CAGR +60.0%/yr +150%/yr
Source: Lane Mason (Denali Software), “NAND FlashPoint Platform”
![Page 39: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/39.jpg)
Solid State Disk
Provides an interface identical to a hard disk, but uses flash memory as a storage medium
Identical Interface
![Page 40: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/40.jpg)
Solid State Disk: Form Factor Agnostic
Source: Jim Elliot (Samsung Electronics), “SSD: The Next Killer App in NAND Flash,” Flash Memory Summit 2007.
![Page 41: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/41.jpg)
Flash memory summary
The Good- Low latency - Low power consumption- High Reliability- Small form factor- Massive parallelism
….
The Bad- No in-place updating- Limited endurance- Bad blocks- Write disturbance- Read disturbance
FROM THE DARK NIGHT
The Ugly- Retention errors- Paired page problem
![Page 42: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/42.jpg)
Outline
HDD Basics and Demo Flash Memory Basics and DemoStorage TrendsConclusions
![Page 43: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/43.jpg)
Storage Trends
Tape Is DeadDisk Is Tape
1 TB disks are available10+ TB disks are predicted in 5 yearsBut: ~5..15 hours to read (sequential)
~15..150 days to read (random)Need to treat most of disk as Cold-storage archive
Source: Jim Gray (Microsoft), “Tape is Dead, Disk is Tape, Flash is Disk, RAM Locality is King”
![Page 44: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/44.jpg)
Storage Trends
Disk Is TapeFlash Is Disk
1995 16 Mb NAND flash chips2005 16 Gb NAND flash chips2012 1 Tb NAND flash chips== 128 GB chip== 1 TB or 2 TB solid state disk for ~$400or 128 GB solid state disk for ~$40or 32 GB solid state disk for ~$5
Source: Jim Gray (Microsoft), “Tape is Dead, Disk is Tape, Flash is Disk, RAM Locality is King”
![Page 45: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/45.jpg)
Disk is Tape / Flash is Disk
Source: Esther Spanjer (Adtron), “Enterprise SSD: The next killer app,” Flash Memory Summit 2007.
![Page 46: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/46.jpg)
Disk is Tape / Flash is Disk
Performance
1 SSD 35~50 HDDs
Source: Jim Gray (Microsoft), “Tape is Dead, Disk is Tape, Flash is Disk, RAM Locality is King”
![Page 47: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/47.jpg)
Disk is Tape / Flash is Disk
Power Consumption
Source: Jim Elliot (Samsung Electronics), “SSD: The Next Killer App in NAND Flash,” Flash Memory Summit 2007.
![Page 48: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/48.jpg)
Future Outlook
Source: Scott Deutsch (SanDisk), “Bringing Solid State Drives to Mainstream Notebooks,” Flash Memory Summit 2007.
![Page 49: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/49.jpg)
Outline
HDD Basics and Demo Flash Memory Basics and DemoStorage TrendsConclusions
![Page 50: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/50.jpg)
Conclusions
In the animal worldSurvival of the fittest
In the memory worldSurvival of the fastest or cheapest
Volatile Non-volatile
Fastest SRAM FRAM?
Cheapest DRAM NAND FlashHDD
![Page 51: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/51.jpg)
Conclusions
From the history
IBM 360/85 IBM 360/91
Clock Rate 80 ns 60 ns
Memory Speed 1040 ns 750 ns
Memory Interleaving 4 way 8 way
Additional Features Cache MemoryRegister Renaming,
Out-of-order Execution, etc
But, IBM 360/85 faster on 8 of 11 programs!Source: David Patterson, et al., “A Case for Intelligent DRAM: IRAM”, Hot Chips VIII, August, 1996
![Page 52: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/52.jpg)
The Ultimate Limit – HDD
FlyBy
NightBoeing 747
2,000,000 Miles Per Hour
1/100” Flying Height
Source: Richard Lary, The New Storage Landscape: Forces shaping the storage economy, 2003.
Source: B. Parhami, Dependable Computing: A Multilevel Approach
![Page 53: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/53.jpg)
The Ultimate Limit – Flash Memory
Scanning tunneling microscope image of a silicon surface showing 10 nm is ~20 atoms across
Source: B. Shirley, “The Many Flavors of NAND …and More to Come,” Flash Memory Summit 2009
![Page 54: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/54.jpg)
Outline
HDD Basics and Demo Flash Memory Basics and DemoStorage TrendsConclusions(More Demos)
![Page 55: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/55.jpg)
Flash Memory Software Development Platforms
Embedded Platform
Flash / NV-RAM Modules
Samsung SLC NAND
Samsung MLC NAND
Samsung OneNAND
Hynix MLC NAND
FREESCALE MRAM (parallel)
RAMTRON FRAM (parallel)
RAMTRON FRAM (serial)
Samsung Phase-change RAM
SSD Platform
Embedded Flash Memory 소프트웨어솔루션개발용
Solid State Disk 소프트웨어개발용
![Page 56: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/56.jpg)
SDRAM
FPGA
DAQ connector
NAND slot x 2
Embedded Platform
CirrusEDB9315A Board
Embedded Platform
FeaturesFor embedded Flash memory software developmentFPGA-basedNAND slot x 2DAQ (Data Acquisition) interface
![Page 57: Hydra: High Performance · 2018-08-17 · Buffer: 8MB DRAM Performance brief: ... increases with a regular interval. Demo IV – Read/Write in a convergent manner 78,236,550 0 ...](https://reader034.fdocuments.net/reader034/viewer/2022050117/5f4da4364d05db35d56d8721/html5/thumbnails/57.jpg)
SSD (Solid State Disk) Platform
S-ATAConnector
DAQ Connector
NAND Slotx 4
Auxiliary Slot x 1
FPGA
SDRAM
Ethernet
SSD Platform
FeaturesFor SSD developmentFPGA-basedSSD interface (P-ATA, S-ATA)NAND slot x 4