HPPS 2008 - Mattasoglio
-
Upload
usrdresd -
Category
Economy & Finance
-
view
322 -
download
0
Transcript of HPPS 2008 - Mattasoglio
![Page 1: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/1.jpg)
POLITECNICO DI MILANO
Evolvable HW Evolvable HW Analysis of the Gray AreaAnalysis of the Gray Area
Literature analysis and Random Number Literature analysis and Random Number GeneratorGenerator
Dario Mattasoglio Dario Mattasoglio – [email protected]
Prof. Donatella Sciuto
![Page 2: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/2.jpg)
RationaleRationaleEvolvable Hardware (EHW):
“Hardware realized on reconfigurabledevice, whose structure is modified
Using Evolutionary algorithm”
Project goal:Analyze the recent literature in order to propose a novel classification for EHW to avoid ambiguities of the present oneHardware implementation of one of the core unit of any EHW architecture: a Random Number Generator
2
![Page 3: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/3.jpg)
OutlineOutlineClassical notationState of the artGray areaProposed TaxonomyRandom number generator: an implementationConclusion
3
![Page 4: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/4.jpg)
Classical notationClassical notationEvolution level
Gate LevelFunctional Level
Solution evaluationSimulating-> Extrinsic EvaluationImplementing -> Intrinsic EvaluationMixed approach -> Mixtrinsic Evaluation
4
![Page 5: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/5.jpg)
Classical notationClassical notationEvolution unit placement
On a different device, simulated by software -> PC drivenOn the same device -> Hardware driven
Evolution processBefore implementation -> OfflineDuring the use-> online
Presence of constrains5
![Page 6: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/6.jpg)
State of the artState of the artExtrinsic Offline Pc Driven[5][7][11]
Functional level evolution:Virtual Reconfigurable Circuits VRC[1][2][3]
Intrinsic evaluation has less performance:Data exchange[2]Porting algorithm on PPC[1][8][10]
Novel hardware solutionPOEtic[12]RISA[9]
6
VRC Structure
![Page 7: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/7.jpg)
Gray areaGray areaIntrinsic solution Hardware driven
Different implementationPPC[1][8][10]Hardware[2][3]
Same class different purposeFinding new design[2][3]Maintaining the state of the system -> homeostasis[6][11]
Some implementations permit the evolution of the connections[4][7]
Not clearly distinguishable from other solutions e.g., VRC
7
![Page 8: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/8.jpg)
The proposed classificationThe proposed classificationDistinguish at which level a classification will be applied
Higher, model levelImplementation level -> most interesting
Purpose of evolutionDesign evolution( [1][2][3][8][10])Adaptive evolution ([6][11])
At implementation level: 4 different classesPure hardware ([2][3][9][12])Pseudo hardware ([1][8][10])Dual device approach ([4])Pure simulation ([5][7][11])
8
![Page 9: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/9.jpg)
Case study: Case study:
9An EHW architecture ([2])
![Page 10: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/10.jpg)
Random Number GeneratorRandom Number GeneratorVHDL implementation of the core
A Shifting register based architectureA polynomial function feeds the register
At each clock cycle a new random byte is extracted from the register
POSSIBLE ISSUE: correlation between bit in the subsequent byte
10
![Page 11: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/11.jpg)
ConclusionConclusionProposed a novel classificationDesign a fundamental unitFuture work:
Propose a novel architecture for EHW
11
![Page 12: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/12.jpg)
End….End….Questions?
12
![Page 13: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/13.jpg)
BibliographyBibliography1. An evolvable hardware system in Xilinx Virtex II Pro FPGA,
Zdenek Vašícek and Lukáš Sekanina2. Digital Circuit Design using Intrinsic Evolvable Hardware,
Yang Zhang, Stephen L. Smith, Andy M. Tyrrell3. An Evolvable Hardware Chip for Illumination Enhancement
in Computer Vision for Surface Roughness Estimation, M. Rajaram Narayanan , S.Gowri , A.Velayutham, S. Ravi
4. An evolved circuit, intrinsic in silicon, entwined with physics, A. Thompson
5. Particle Swarm Optimization with Discrete Recombination: An Online Optimizer for Evolvable Hardware, Jorge Pena
6. Evolvable Hardware, a Fundamental Technology for Homeostasis, Andy M. Tyrrell, Jon Timmis, Andrew J. Greensted and Nick D. Owens
7. A Novel Hardware Architecture for Self-adaptive Systems, José Antonio Casas, Juan Manuel Moreno, Jordi Madrenas, Joan Cabestany
13
![Page 14: HPPS 2008 - Mattasoglio](https://reader035.fdocuments.net/reader035/viewer/2022081520/589fd9d51a28abf06d8b6763/html5/thumbnails/14.jpg)
BibliographyBibliography8. Evolvable Reconfigurable Hardware Framework for Edge
Detection, Nader I. Rafla9. Extrinsic Evolvable Hardware on the RISA Architecture, A.
J. Greensted and A. M. Tyrrell10. A Flexible On-Chip Evolution System Implemented on a
Xilinx Virtex-II Pro Device, Kyrre Glette and Jim Torresen11. INTEGRATING THE ELECTRONICS OF THE CONTROL-LOOPS
OF THE JPL/BOEING GYROSCOPE WITHIN AN EVOLVABLE HARDWARE ARCHITECTURE, Evangelos F. Stefatos, Tughrul Arslan Didier Keymeulen, Ian Ferguson
12. POEtic Tissue: An Integrated Architecture for Bio-inspired Hardware, Andy M Tyrrell, Eduardo Sanchez, Dario Floreano, Gianluca Tempesti,Daniel Mange, Juan-Manuel Moreno, Jay Rosenberg, and Alessandro EP Villa
14